{"publisher":"Xirkit — the structured parts marketplace","canonical":"https://www.xirkit.io/products/stmicroelectronics-stm32-nucleo-64-nucleo-f446re-mb1136-2179","markdown":"https://www.xirkit.io/products/stmicroelectronics-stm32-nucleo-64-nucleo-f446re-mb1136-2179/data.md","mcp":"https://www.xirkit.io/mcp","note":"Every value is traced to a cited source (see sources and per-value src). Null means unknown, never zero.","record":{"id":"217951c7-67a5-5abd-8e11-42d9db7e6653","mpn":"NUCLEO-F446RE","name":"STM32 Nucleo-64 NUCLEO-F446RE (MB1136)","manufacturer":"STMicroelectronics","family":"dev_board","summary":"ST NUCLEO-F446RE (MB1136): STM32F446RET6 Cortex-M4F 180 MHz, 512 KB flash, 128 KB SRAM; Arduino Uno V3 headers + two 38-pin ST morpho headers exposing every I/O; on-board ST-LINK/V2-1 (SWD, virtual COM, mass storage); user LED/button, reset; powered from USB, VIN 7–12 V, E5V or 3.3 V; 70×82.5 mm. Common robotics motor-control/CAN board.","schema_version":"3.0","revision":null,"tags":["dev_board","can bus","robotics","camera","computer vision","native usb","arduino shields","beginner friendly","stm32f446ret6","stmicroelectronics","microcontroller","development board","i2c","spi","uart","usb","i2s"],"sources":[{"other":{},"id":"datasheet","url":"https://www.st.com/resource/en/user_manual/um1724-stm32-nucleo64-boards-mb1136-stmicroelectronics.pdf","title":"STM32 Nucleo-64 NUCLEO-F446RE (MB1136) datasheet","publisher":"STMicroelectronics","kind":"datasheet","retrieved_at":"2026-09-24T22:36:15+00:00","field_paths":["spec.compliance.certifications","spec.constraints.electrical.io_voltage_v","spec.constraints.electrical.logic_high_min_v","spec.constraints.electrical.max_current_ma","spec.constraints.electrical.pin_drive_max_ma","spec.constraints.electrical.supply_voltage_max_v","spec.constraints.electrical.supply_voltage_min_v","spec.geometry.cad.assumptions","spec.geometry.cad.bbox.height_mm","spec.geometry.cad.bbox.length_mm","spec.geometry.cad.bbox.width_mm","spec.geometry.cad.envelope_complete","spec.geometry.cad.mesh_path","spec.geometry.cad.step_path","spec.geometry.cad.verification","spec.geometry.dimensions.length_mm","spec.geometry.dimensions.width_mm","spec.geometry.feature_boxes","spec.geometry.mounting_holes","spec.provides.capabilities","spec.provides.features","spec.provides.gpio_count","spec.provides.memory.flash_kb","spec.provides.memory.sram_kb","spec.provides.software_frameworks","spec.usage.connectors","spec.usage.pin_mappings","spec.usage.pinout","spec.usage.pinout_complete","spec.usage.requirements.power_inputs"],"notes":"sha256 576d9bee3bc32c8ee70bf0d77cf9494cec06ea7c1d9ff98eebf2738cb9314a14"},{"other":{},"id":"offer0","url":"https://estore.st.com/en/nucleo-f446re-cpn.html","title":"estore.st.com listing","publisher":null,"kind":"distributor","retrieved_at":"2026-09-24T22:43:08+00:00","field_paths":["offers"],"notes":null}],"assets":[{"other":{},"kind":"datasheet","url":"https://www.st.com/resource/en/user_manual/um1724-stm32-nucleo64-boards-mb1136-stmicroelectronics.pdf","label":"Datasheet","verification":"manufacturer","notes":null},{"other":{},"kind":"image","url":"https://estore.st.com/media/catalog/product/p/f/pf262063_m_3.jpg","label":"STM32 Nucleo-64 (MB1136) board","verification":"manufacturer","notes":"inspected: MB1136 rev C Nucleo-64: ST-LINK part with mini-USB on top, ARDUINO + morpho headers, LQFP64 MCU; the store photo's sticker reads F401RE (same MB1136 PCB used for every Nucleo-64 target); saved at work/nucleo-f446re/images/"},{"other":{},"kind":"cad","url":"nucleo-f446re.step","label":"STEP (generated from datasheet drawing)","verification":"generated","notes":"cad_check passed"}],"offers":[{"other":{"sku":"NUCLEO-F446RE","price_breaks":[]},"supplier":"estore.st.com","url":"https://estore.st.com/en/nucleo-f446re-cpn.html","currency":"USD","unit_price":18.66,"stock_status":"in_stock","region":"US","minimum_quantity":null,"checked_at":"2026-09-24T22:43:08+00:00","lead_time_days_min":null,"lead_time_days_max":null,"destination":"US","destination_postal_code":null,"notes":null}],"best_for":[{"other":{},"label":"Robotics and CAN-bus motor control","reason":"Native CAN interface — talk to motor drivers and ODrive/VESC-style controllers directly.","basis":"engineering_inference"},{"other":{},"label":"Camera and vision projects","reason":"Native camera interface on the main chip.","basis":"engineering_inference"},{"other":{},"label":"Custom USB devices (HID, MIDI, serial)","reason":"USB is on the main chip (STM32F446RET6), so the board can enumerate as a keyboard, MIDI device or CDC serial port.","basis":"engineering_inference"},{"other":{},"label":"Arduino shield ecosystem","reason":"Arduino Uno-compatible headers accept existing shields.","basis":"engineering_inference"},{"other":{},"label":"Learning and fast prototyping","reason":"Programs from STM32Cube, Arm Mbed, Arduino.","basis":"engineering_inference"}],"children":[{"other":{},"ref_id":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","role":"main_processor","count":1,"notes":"STMicroelectronics STM32F446RET6"},{"other":{},"ref_id":"217951c7-67a5-5abd-8e11-42d9db7e6653--u2","role":"debugger","count":1,"notes":"STMicroelectronics STM32F103CBT6 (ST-LINK/V2-1)"},{"other":{},"ref_id":"217951c7-67a5-5abd-8e11-42d9db7e6653--u4","role":"ldo_regulator","count":1,"notes":"STMicroelectronics LD39050PU33R"},{"other":{},"ref_id":"217951c7-67a5-5abd-8e11-42d9db7e6653--x2","role":"crystal","count":1,"notes":"Abracon ABS25-32.768KHZ-6-T (MB1136 C-03+)"}],"spec":{"other":{},"usage":{"other":{},"pinout":[{"id":"CN7-1","kind":"gpio","label":"PC10","other":{},"position":"CN7-1","reserved":false,"connector":"CN7","functions":["PC10","SPI3_SCK/I2S3_CK","USART3_TX","UART4_TX","QUADSPI_BK1_IO1","SDIO_D2","DCMI_D8","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC10"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC10"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC10"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC10"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC10"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC10"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC10"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC10"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC10"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC10"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC10"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC10"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC10"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-2","kind":"gpio","label":"PC11","other":{},"position":"CN7-2","reserved":false,"connector":"CN7","functions":["PC11","SPI3_MISO","USART3_RX","UART4_RX","QUADSPI_BK2_NCS","SDIO_D3","DCMI_D4","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC11"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC11"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC11"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC11"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC11"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC11"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC11"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC11"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC11"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC11"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC11"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC11"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC11"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-1","kind":"gpio","label":"PC9","other":{},"position":"CN10-1","reserved":false,"connector":"CN10","functions":["PC9","MCO2","TIM3_CH4","TIM8_CH4","I2C3_SDA","I2S_CKIN","UART5_CTS","QUADSPI_BK1_IO0","SDIO_D1","DCMI_D3","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC9"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC9"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC9"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC9"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC9"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC9"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC9"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC9"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC9"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC9"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC9"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC9"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC9"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-2","kind":"gpio","label":"PC8","other":{},"position":"CN10-2","reserved":false,"connector":"CN10","functions":["PC8","TRACED0","TIM3_CH3","TIM8_CH3","UART5_RTS","USART6_CK","SDIO_D0","DCMI_D2","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC8"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC8"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC8"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC8"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC8"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC8"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC8"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC8"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC8"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC8"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC8"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC8"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC8"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-3","kind":"gpio","label":"PC12","other":{},"position":"CN7-3","reserved":false,"connector":"CN7","functions":["PC12","I2C2_SDA","SPI3_MOSI/I2S3_SD","USART3_CK","UART5_TX","SDIO_CK","DCMI_D9","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC12"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC12"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC12"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC12"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC12"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC12"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC12"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC12"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC12"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC12"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC12"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC12"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC12"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-4","kind":"gpio","label":"PD2","other":{},"position":"CN7-4","reserved":false,"connector":"CN7","functions":["PD2","TIM3_ETR","UART5_RX","SDIO_CMD","DCMI_D11","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PD2"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PD2"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PD2"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PD2"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PD2"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PD2"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PD2"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PD2"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PD2"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PD2"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PD2"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PD2"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PD2"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-3","kind":"gpio","label":"PB8","other":{},"position":"CN10-3","reserved":false,"connector":"CN10","functions":["PB8","TIM2_CH1/TIM2_ETR","TIM4_CH3","TIM10_CH1","I2C1_SCL","CAN1_RX","SDIO_D4","DCMI_D6","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB8"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB8"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB8"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB8"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB8"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB8"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB8"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB8"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB8"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB8"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB8"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB8"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB8"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-4","kind":"gpio","label":"PC6","other":{},"position":"CN10-4","reserved":false,"connector":"CN10","functions":["PC6","TIM3_CH1","TIM8_CH1","FMPI2C1_SCL","I2S2_MCK","USART6_TX","SDIO_D6","DCMI_D0","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC6"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC6"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC6"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC6"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC6"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC6"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC6"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC6"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC6"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC6"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC6"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC6"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC6"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-5","kind":"power_out","label":"VDD","other":{},"position":"CN7-5","reserved":false,"connector":"CN7","functions":["power_out"],"voltage_v":3.3,"electrical":{"output_voltage":{"typ":3.3,"unit":"V","source":"p.27 table 27_1"}}},{"id":"CN7-6","kind":"power_in","label":"E5V","other":{},"position":"CN7-6","reserved":false,"connector":"CN7","functions":["power_in"],"electrical":{"input_current":{"max":500,"unit":"mA","source":"p.22 table 22_1"},"input_voltage":{"max":5.25,"min":4.75,"unit":"V","source":"p.22 table 22_1"}}},{"id":"CN10-5","kind":"gpio","label":"PB9","other":{},"position":"CN10-5","reserved":false,"connector":"CN10","functions":["PB9","TIM2_CH2","TIM4_CH4","TIM11_CH1","I2C1_SDA","SPI2_NSS/I2S2_WS","SAI1_FS_B","CAN1_TX","SDIO_D5","DCMI_D7","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB9"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB9"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB9"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB9"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB9"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB9"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB9"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB9"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB9"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB9"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB9"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB9"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB9"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-6","kind":"gpio","label":"PC5","other":{},"position":"CN10-6","reserved":false,"connector":"CN10","functions":["PC5","USART3_RX","SPDIFRX_IN3","FMC_SDCKE0","EVENTOUT","ADC12_IN15"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC5"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC5"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC5"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC5"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC5"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC5"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC5"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC5"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC5"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC5"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC5"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC5"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC5"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-7","kind":"control","label":"BOOT0","other":{},"position":"CN7-7","reserved":false,"connector":"CN7","functions":["VPP","BOOT0 (boot mode select)"],"electrical":{},"boot_strapping":false},{"id":"CN7-8","kind":"ground","label":"GND","other":{},"position":"CN7-8","reserved":false,"connector":"CN7","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN10-7","kind":"power_out","label":"AVDD","other":{},"position":"CN10-7","reserved":false,"connector":"CN10","functions":["power_out"],"electrical":{}},{"id":"CN10-8","kind":"power_out","label":"U5V","other":{},"position":"CN10-8","reserved":false,"connector":"CN10","functions":["power_out"],"voltage_v":5,"electrical":{"output_voltage":{"typ":5,"unit":"V","source":"p.23"}}},{"id":"CN7-9","kind":"nc","label":"-","other":{},"position":"CN7-9","reserved":false,"connector":"CN7","functions":["no_connect"],"electrical":{}},{"id":"CN7-10","kind":"nc","label":"-","other":{},"position":"CN7-10","reserved":false,"connector":"CN7","functions":["no_connect"],"electrical":{}},{"id":"CN10-9","kind":"ground","label":"GND","other":{},"position":"CN10-9","reserved":false,"connector":"CN10","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN10-10","kind":"nc","label":"-","other":{},"position":"CN10-10","reserved":false,"connector":"CN10","functions":["no_connect"],"electrical":{}},{"id":"CN7-11","kind":"nc","label":"-","other":{},"position":"CN7-11","reserved":false,"connector":"CN7","functions":["no_connect"],"electrical":{}},{"id":"CN7-12","kind":"power_out","label":"IOREF","other":{},"position":"CN7-12","reserved":false,"connector":"CN7","functions":["power_out"],"voltage_v":3.3,"electrical":{"output_voltage":{"typ":3.3,"unit":"V","source":"p.27 table 27_1"}}},{"id":"CN10-11","kind":"gpio","label":"PA5","other":{},"position":"CN10-11","reserved":false,"connector":"CN10","functions":["PA5","LD2 user LED (green)","TIM2_CH1/TIM2_ETR","TIM8_CH1N","SPI1_SCK/I2S1_CK","OTG_HS_ULPI_CK","EVENTOUT","ADC12_IN5","DAC_OUT2"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA5"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA5"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA5"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA5"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA5"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA5"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA5"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA5"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA5"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA5"},"abs_max_voltage":{"max":3.6,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"VDDA=3.3 V; VDDA+0.3; chip u5 PA5"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA5"},"five_volt_tolerant":{"value":false,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA5"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":false},{"id":"CN10-12","kind":"gpio","label":"PA12","other":{},"position":"CN10-12","reserved":false,"connector":"CN10","functions":["PA12","TIM1_ETR","USART1_RTS","SAI2_FS_B","CAN1_TX","OTG_FS_DP","EVENTOUT"],"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA12"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA12"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA12"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA12"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA12"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA12"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA12"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA12"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA12"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA12"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA12"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA12"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA12"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-13","kind":"gpio","label":"PA13","other":{},"position":"CN7-13","reserved":false,"connector":"CN7","functions":["PA13","SWD to on-board ST-LINK/V2-1","JTMS-SWDIO","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA13"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA13"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA13"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA13"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA13"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA13"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA13"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA13"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA13"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA13"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA13"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA13"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA13"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-14","kind":"control","label":"NRST","other":{},"position":"CN7-14","reserved":false,"connector":"CN7","functions":["RESET (B2 button, ST-LINK)","NRST (reset, weak pull-up)"],"electrical":{},"boot_strapping":false},{"id":"CN10-13","kind":"gpio","label":"PA6","other":{},"position":"CN10-13","reserved":false,"connector":"CN10","functions":["PA6","TIM1_BKIN","TIM3_CH1","TIM8_BKIN","SPI1_MISO","I2S2_MCK","TIM13_CH1","DCMI_PIXCLK","EVENTOUT","ADC12_IN6"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA6"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA6"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA6"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA6"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA6"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA6"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA6"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA6"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA6"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA6"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA6"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA6"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA6"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-14","kind":"gpio","label":"PA11","other":{},"position":"CN10-14","reserved":false,"connector":"CN10","functions":["PA11","TIM1_CH4","USART1_CTS","CAN1_RX","OTG_FS_DM","EVENTOUT"],"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA11"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA11"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA11"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA11"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA11"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA11"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA11"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA11"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA11"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA11"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA11"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA11"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA11"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-15","kind":"gpio","label":"PA14","other":{},"position":"CN7-15","reserved":false,"connector":"CN7","functions":["PA14","SWD to on-board ST-LINK/V2-1","JTCK-SWCLK","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA14"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA14"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA14"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA14"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA14"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA14"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA14"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA14"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA14"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA14"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA14"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA14"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA14"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-16","kind":"power_out","label":"+3.3V","other":{},"position":"CN7-16","reserved":false,"connector":"CN7","functions":["power_out"],"voltage_v":3.3,"electrical":{"input_voltage":{"max":3.6,"min":3,"unit":"V","source":"p.23 table 23_1"},"output_current":{"max":500,"unit":"mA","source":"p.23"},"output_voltage":{"typ":3.3,"unit":"V","source":"p.27 table 27_1"}}},{"id":"CN10-15","kind":"gpio","label":"PA7","other":{},"position":"CN10-15","reserved":false,"connector":"CN10","functions":["PA7","TIM1_CH1N","TIM3_CH2","TIM8_CH1N","SPI1_MOSI/I2S1_SD","TIM14_CH1","FMC_SDNWE","EVENTOUT","ADC12_IN7"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA7"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA7"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA7"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA7"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA7"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA7"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA7"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA7"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA7"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA7"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA7"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA7"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA7"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-16","kind":"gpio","label":"PB12","other":{},"position":"CN10-16","reserved":false,"connector":"CN10","functions":["PB12","TIM1_BKIN","I2C2_SMBA","SPI2_NSS/I2S2_WS","SAI1_SCK_B","USART3_CK","CAN2_RX","OTG_HS_ULPI_D5","OTG_HS_ID","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB12"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB12"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB12"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB12"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB12"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB12"},"pull_up":{"max":14,"min":7,"typ":10,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB12"},"pull_down":{"max":14,"min":7,"typ":10,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB12"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB12"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB12"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB12"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB12"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB12"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-17","kind":"gpio","label":"PA15","other":{},"position":"CN7-17","reserved":false,"connector":"CN7","functions":["PA15","JTDI","TIM2_CH1/TIM2_ETR","HDMI_CEC","SPI1_NSS/I2S1_WS","SPI3_NSS/I2S3_WS","UART4_RTS","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA15"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA15"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA15"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA15"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA15"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA15"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA15"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA15"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA15"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA15"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA15"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA15"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA15"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-18","kind":"power_out","label":"+5V","other":{},"position":"CN7-18","reserved":false,"connector":"CN7","functions":["power_out"],"voltage_v":5,"electrical":{"output_voltage":{"typ":5,"unit":"V","source":"p.23"}}},{"id":"CN10-17","kind":"gpio","label":"PB6","other":{},"position":"CN10-17","reserved":false,"connector":"CN10","functions":["PB6","TIM4_CH1","HDMI_CEC","I2C1_SCL","USART1_TX","CAN2_TX","QUADSPI_BK1_NCS","FMC_SDNE1","DCMI_D5","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB6"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB6"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB6"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB6"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB6"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB6"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB6"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB6"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB6"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB6"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB6"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB6"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB6"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-18","kind":"nc","label":"-","other":{},"position":"CN10-18","reserved":false,"connector":"CN10","functions":["no_connect"],"electrical":{}},{"id":"CN7-19","kind":"ground","label":"GND","other":{},"position":"CN7-19","reserved":false,"connector":"CN7","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN7-20","kind":"ground","label":"GND","other":{},"position":"CN7-20","reserved":false,"connector":"CN7","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN10-19","kind":"gpio","label":"PC7","other":{},"position":"CN10-19","reserved":false,"connector":"CN10","functions":["PC7","TIM3_CH2","TIM8_CH2","FMPI2C1_SDA","SPI2_SCK/I2S2_CK","I2S3_MCK","SPDIFRX_IN1","USART6_RX","SDIO_D7","DCMI_D1","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC7"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC7"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC7"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC7"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC7"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC7"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC7"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC7"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC7"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC7"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC7"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC7"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC7"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-20","kind":"ground","label":"GND","other":{},"position":"CN10-20","reserved":false,"connector":"CN10","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN7-21","kind":"gpio","label":"PB7","other":{},"position":"CN7-21","reserved":false,"connector":"CN7","functions":["PB7","TIM4_CH2","I2C1_SDA","USART1_RX","SPDIFRX_IN0","FMC_NL","DCMI_VSYNC","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB7"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB7"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB7"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB7"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB7"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB7"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB7"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB7"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB7"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB7"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB7"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB7"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB7"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-22","kind":"ground","label":"GND","other":{},"position":"CN7-22","reserved":false,"connector":"CN7","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN10-21","kind":"gpio","label":"PA9","other":{},"position":"CN10-21","reserved":false,"connector":"CN10","functions":["PA9","TIM1_CH2","I2C3_SMBA","SPI2_SCK/I2S2_CK","SAI1_SD_B","USART1_TX","DCMI_D0","EVENTOUT","OTG_FS_VBUS"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA9"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA9"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA9"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA9"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA9"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA9"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA9"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA9"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA9"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA9"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA9"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA9"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA9"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-22","kind":"gpio","label":"PB2","other":{},"position":"CN10-22","reserved":false,"connector":"CN10","functions":["PB2","TIM2_CH4","SAI1_SD_A","SPI3_MOSI/I2S3_SD","QUADSPI_CLK","OTG_HS_ULPI_D4","SDIO_CK","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB2"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB2"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB2"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB2"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB2"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB2"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB2"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB2"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB2"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB2"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB2"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB2"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB2"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-23","kind":"gpio","label":"PC13","other":{},"position":"CN7-23","reserved":false,"connector":"CN7","functions":["PC13","B1 USER button","EVENTOUT","TAMP_1/WKUP1"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC13"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC13"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC13"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC13"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC13"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC13"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC13"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC13"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC13"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC13"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC13"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC13"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC13"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-24","kind":"power_in","label":"VIN","other":{},"position":"CN7-24","reserved":false,"connector":"CN7","functions":["power_in"],"electrical":{"input_current":{"max":800,"unit":"mA","source":"p.22 table 22_1"},"input_voltage":{"max":12,"min":7,"unit":"V","source":"p.22 table 22_1"}}},{"id":"CN10-23","kind":"gpio","label":"PA8","other":{},"position":"CN10-23","reserved":false,"connector":"CN10","functions":["PA8","MCO1","TIM1_CH1","I2C3_SCL","USART1_CK","OTG_FS_SOF","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA8"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA8"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA8"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA8"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA8"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA8"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA8"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA8"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA8"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA8"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA8"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA8"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA8"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-24","kind":"gpio","label":"PB1","other":{},"position":"CN10-24","reserved":false,"connector":"CN10","functions":["PB1","TIM1_CH3N","TIM3_CH4","TIM8_CH3N","OTG_HS_ULPI_D2","SDIO_D2","EVENTOUT","ADC12_IN9"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB1"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB1"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB1"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB1"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB1"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB1"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB1"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB1"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB1"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB1"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB1"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB1"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB1"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-25","kind":"gpio","label":"PC14","other":{},"position":"CN7-25","reserved":false,"connector":"CN7","functions":["PC14","EVENTOUT","OSC32_IN"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC14"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC14"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC14"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC14"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC14"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC14"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC14"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC14"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC14"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC14"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC14"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC14"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC14"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-26","kind":"nc","label":"-","other":{},"position":"CN7-26","reserved":false,"connector":"CN7","functions":["no_connect"],"electrical":{}},{"id":"CN10-25","kind":"gpio","label":"PB10","other":{},"position":"CN10-25","reserved":false,"connector":"CN10","functions":["PB10","TIM2_CH3","I2C2_SCL","SPI2_SCK/I2S2_CK","SAI1_SCK_A","USART3_TX","OTG_HS_ULPI_D3","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB10"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB10"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB10"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB10"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB10"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB10"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB10"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB10"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB10"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB10"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB10"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB10"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB10"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-26","kind":"gpio","label":"PB15","other":{},"position":"CN10-26","reserved":false,"connector":"CN10","functions":["PB15","RTC_REFIN","TIM1_CH3N","TIM8_CH3N","SPI2_MOSI/I2S2_SD","TIM12_CH2","OTG_HS_DP","EVENTOUT"],"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB15"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB15"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB15"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB15"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB15"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB15"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB15"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB15"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB15"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB15"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB15"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB15"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB15"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-27","kind":"gpio","label":"PC15","other":{},"position":"CN7-27","reserved":false,"connector":"CN7","functions":["PC15","EVENTOUT","OSC32_OUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC15"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC15"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC15"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC15"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC15"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC15"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC15"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC15"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC15"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC15"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC15"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC15"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC15"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-28","kind":"gpio","label":"PA0","other":{},"position":"CN7-28","reserved":false,"connector":"CN7","functions":["PA0","TIM2_CH1/TIM2_ETR","TIM5_CH1","TIM8_ETR","USART2_CTS","UART4_TX","EVENTOUT","ADC123_IN0","WKUP0/TAMP_2"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA0"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA0"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA0"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA0"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA0"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA0"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA0"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA0"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA0"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA0"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA0"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA0"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA0"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-27","kind":"gpio","label":"PB4","other":{},"position":"CN10-27","reserved":false,"connector":"CN10","functions":["PB4","NJTRST","TIM3_CH1","I2C3_SDA","SPI1_MISO","SPI3_MISO","SPI2_NSS/I2S2_WS","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB4"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB4"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB4"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB4"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB4"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB4"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB4"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB4"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB4"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB4"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB4"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB4"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB4"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-28","kind":"gpio","label":"PB14","other":{},"position":"CN10-28","reserved":false,"connector":"CN10","functions":["PB14","TIM1_CH2N","TIM8_CH2N","SPI2_MISO","USART3_RTS","TIM12_CH1","OTG_HS_DM","EVENTOUT"],"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB14"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB14"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB14"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB14"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB14"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB14"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB14"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB14"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB14"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB14"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB14"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB14"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB14"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-29","kind":"gpio","label":"PH0","other":{},"position":"CN7-29","reserved":false,"connector":"CN7","functions":["PH0","EVENTOUT","OSC_IN"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PH0"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PH0"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PH0"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PH0"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PH0"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PH0"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PH0"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PH0"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PH0"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PH0"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PH0"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PH0"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PH0"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-30","kind":"gpio","label":"PA1","other":{},"position":"CN7-30","reserved":false,"connector":"CN7","functions":["PA1","TIM2_CH2","TIM5_CH2","USART2_RTS","UART4_RX","QUADSPI_BK1_IO3","SAI2_MCLK_B","EVENTOUT","ADC123_IN1"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA1"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA1"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA1"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA1"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA1"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA1"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA1"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA1"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA1"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA1"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA1"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA1"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA1"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-29","kind":"gpio","label":"PB5","other":{},"position":"CN10-29","reserved":false,"connector":"CN10","functions":["PB5","TIM3_CH2","I2C1_SMBA","SPI1_MOSI/I2S1_SD","SPI3_MOSI/I2S3_SD","CAN2_RX","OTG_HS_ULPI_D7","FMC_SDCKE1","DCMI_D10","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB5"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB5"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB5"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB5"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB5"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB5"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB5"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB5"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB5"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB5"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB5"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB5"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB5"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-30","kind":"gpio","label":"PB13","other":{},"position":"CN10-30","reserved":false,"connector":"CN10","functions":["PB13","TIM1_CH1N","SPI2_SCK/I2S2_CK","USART3_CTS","CAN2_TX","OTG_HS_ULPI_D6","EVENTOUT","OTG_HS_VBUS"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB13"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB13"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB13"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB13"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB13"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB13"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB13"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB13"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB13"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB13"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB13"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB13"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB13"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-31","kind":"gpio","label":"PH1","other":{},"position":"CN7-31","reserved":false,"connector":"CN7","functions":["PH1","EVENTOUT","OSC_OUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PH1"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PH1"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PH1"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PH1"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PH1"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PH1"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PH1"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PH1"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PH1"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PH1"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PH1"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PH1"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PH1"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-32","kind":"gpio","label":"PA4","other":{},"position":"CN7-32","reserved":false,"connector":"CN7","functions":["PA4","SPI1_NSS/I2S1_WS","SPI3_NSS/I2S3_WS","USART2_CK","OTG_HS_SOF","DCMI_HSYNC","EVENTOUT","ADC12_IN4","DAC_OUT1"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA4"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA4"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA4"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA4"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA4"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA4"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA4"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA4"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA4"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA4"},"abs_max_voltage":{"max":3.6,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"VDDA=3.3 V; VDDA+0.3; chip u5 PA4"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA4"},"five_volt_tolerant":{"value":false,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA4"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":false},{"id":"CN10-31","kind":"gpio","label":"PB3","other":{},"position":"CN10-31","reserved":false,"connector":"CN10","functions":["PB3","JTDO/TRACESWO","TIM2_CH2","I2C2_SDA","SPI1_SCK/I2S1_CK","SPI3_SCK/I2S3_CK","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB3"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB3"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB3"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB3"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB3"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB3"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB3"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB3"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB3"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB3"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB3"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB3"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB3"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-32","kind":"ground","label":"AGND","other":{},"position":"CN10-32","reserved":false,"connector":"CN10","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN7-33","kind":"power_in","label":"VBAT","other":{},"position":"CN7-33","reserved":false,"connector":"CN7","functions":["power_in"],"electrical":{"input_voltage":{"max":3.6,"min":1.65,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"chip u5 VBAT"}},"boot_strapping":false},{"id":"CN7-34","kind":"gpio","label":"PB0","other":{},"position":"CN7-34","reserved":false,"connector":"CN7","functions":["PB0","TIM1_CH2N","TIM3_CH3","TIM8_CH2N","SPI3_MOSI/I2S3_SD","UART4_CTS","OTG_HS_ULPI_D1","SDIO_D1","EVENTOUT","ADC12_IN8"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB0"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB0"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB0"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB0"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB0"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB0"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB0"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB0"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB0"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB0"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB0"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB0"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB0"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-33","kind":"gpio","label":"PA10","other":{},"position":"CN10-33","reserved":false,"connector":"CN10","functions":["PA10","TIM1_CH3","USART1_RX","OTG_FS_ID","DCMI_D1","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA10"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA10"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA10"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA10"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA10"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA10"},"pull_up":{"max":14,"min":7,"typ":10,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA10"},"pull_down":{"max":14,"min":7,"typ":10,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA10"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA10"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA10"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA10"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA10"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA10"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-34","kind":"gpio","label":"PC4","other":{},"position":"CN10-34","reserved":false,"connector":"CN10","functions":["PC4","I2S1_MCK","SPDIFRX_IN2","FMC_SDNE0","EVENTOUT","ADC12_IN14"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC4"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC4"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC4"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC4"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC4"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC4"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC4"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC4"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC4"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC4"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC4"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC4"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC4"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-35","kind":"gpio","label":"PC2","other":{},"position":"CN7-35","reserved":false,"connector":"CN7","functions":["PC2","SPI2_MISO","OTG_HS_ULPI_DIR","FMC_SDNE0","EVENTOUT","ADC123_IN12"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC2"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC2"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC2"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC2"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC2"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC2"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC2"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC2"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC2"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC2"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC2"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC2"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC2"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-36","kind":"gpio","label":"PC1","other":{},"position":"CN7-36","reserved":false,"connector":"CN7","functions":["PC1","SPI3_MOSI/I2S3_SD","SAI1_SD_A","SPI2_MOSI/I2S2_SD","EVENTOUT","ADC123_IN11"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC1"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC1"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC1"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC1"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC1"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC1"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC1"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC1"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC1"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC1"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC1"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC1"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC1"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-35","kind":"gpio","label":"PA2","other":{},"position":"CN10-35","reserved":false,"connector":"CN10","functions":["PA2","ST-LINK VCP USART2_TX (default)","TIM2_CH3","TIM5_CH3","TIM9_CH1","USART2_TX","SAI2_SCK_B","EVENTOUT","ADC123_IN2"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA2"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA2"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA2"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA2"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA2"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA2"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA2"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA2"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA2"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA2"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA2"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA2"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA2"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-36","kind":"nc","label":"-","other":{},"position":"CN10-36","reserved":false,"connector":"CN10","functions":["no_connect"],"electrical":{}},{"id":"CN7-37","kind":"gpio","label":"PC3","other":{},"position":"CN7-37","reserved":false,"connector":"CN7","functions":["PC3","SPI2_MOSI/I2S2_SD","OTG_HS_ULPI_NXT","FMC_SDCKE0","EVENTOUT","ADC123_IN13"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC3"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC3"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC3"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC3"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC3"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC3"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC3"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC3"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC3"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC3"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC3"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC3"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC3"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN7-38","kind":"gpio","label":"PC0","other":{},"position":"CN7-38","reserved":false,"connector":"CN7","functions":["PC0","SAI1_MCLK_B","OTG_HS_ULPI_STP","FMC_SDNWE","EVENTOUT","ADC123_IN10"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC0"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC0"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC0"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC0"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC0"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC0"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC0"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC0"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC0"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC0"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC0"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC0"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC0"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-37","kind":"gpio","label":"PA3","other":{},"position":"CN10-37","reserved":false,"connector":"CN10","functions":["PA3","ST-LINK VCP USART2_RX (default)","TIM2_CH4","TIM5_CH4","TIM9_CH2","SAI1_FS_A","USART2_RX","OTG_HS_ULPI_D0","EVENTOUT","ADC123_IN3"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA3"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA3"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA3"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA3"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA3"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA3"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA3"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA3"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA3"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA3"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA3"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA3"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA3"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN10-38","kind":"nc","label":"-","other":{},"position":"CN10-38","reserved":false,"connector":"CN10","functions":["no_connect"],"electrical":{}},{"id":"CN6-1","kind":"nc","label":"NC","other":{},"position":"CN6-1","reserved":false,"connector":"CN6","functions":["no_connect"],"electrical":{}},{"id":"CN6-2","kind":"power_out","label":"IOREF","other":{},"position":"CN6-2","reserved":false,"connector":"CN6","functions":["power_out"],"voltage_v":3.3,"electrical":{"output_voltage":{"typ":3.3,"unit":"V","source":"p.27 table 27_1"}}},{"id":"CN6-3","kind":"control","label":"NRST","other":{},"position":"CN6-3","reserved":false,"connector":"CN6","functions":["RESET","RESET (B2 button, ST-LINK)","NRST (reset, weak pull-up)"],"electrical":{},"boot_strapping":false},{"id":"CN6-4","kind":"power_out","label":"+3.3V","other":{},"position":"CN6-4","reserved":false,"connector":"CN6","functions":["power_out"],"voltage_v":3.3,"electrical":{"input_voltage":{"max":3.6,"min":3,"unit":"V","source":"p.23 table 23_1"},"output_current":{"max":500,"unit":"mA","source":"p.23"},"output_voltage":{"typ":3.3,"unit":"V","source":"p.27 table 27_1"}}},{"id":"CN6-5","kind":"power_out","label":"+5V","other":{},"position":"CN6-5","reserved":false,"connector":"CN6","functions":["power_out"],"voltage_v":5,"electrical":{"output_voltage":{"typ":5,"unit":"V","source":"p.23"}}},{"id":"CN6-6","kind":"ground","label":"GND","other":{},"position":"CN6-6","reserved":false,"connector":"CN6","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN6-7","kind":"ground","label":"GND","other":{},"position":"CN6-7","reserved":false,"connector":"CN6","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN6-8","kind":"power_in","label":"VIN","other":{},"position":"CN6-8","reserved":false,"connector":"CN6","functions":["power_in"],"electrical":{"input_current":{"max":800,"unit":"mA","source":"p.22 table 22_1"},"input_voltage":{"max":12,"min":7,"unit":"V","source":"p.22 table 22_1"}}},{"id":"CN8-1","kind":"gpio","label":"PA0","other":{},"position":"CN8-1","reserved":false,"connector":"CN8","functions":["PA0","A0","ADC123_IN0","TIM2_CH1/TIM2_ETR","TIM5_CH1","TIM8_ETR","USART2_CTS","UART4_TX","EVENTOUT","WKUP0/TAMP_2"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA0"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA0"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA0"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA0"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA0"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA0"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA0"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA0"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA0"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA0"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA0"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA0"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA0"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN8-2","kind":"gpio","label":"PA1","other":{},"position":"CN8-2","reserved":false,"connector":"CN8","functions":["PA1","A1","ADC123_IN1","TIM2_CH2","TIM5_CH2","USART2_RTS","UART4_RX","QUADSPI_BK1_IO3","SAI2_MCLK_B","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA1"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA1"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA1"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA1"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA1"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA1"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA1"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA1"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA1"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA1"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA1"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA1"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA1"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN8-3","kind":"gpio","label":"PA4","other":{},"position":"CN8-3","reserved":false,"connector":"CN8","functions":["PA4","A2","ADC12_IN4","SPI1_NSS/I2S1_WS","SPI3_NSS/I2S3_WS","USART2_CK","OTG_HS_SOF","DCMI_HSYNC","EVENTOUT","DAC_OUT1"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA4"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA4"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA4"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA4"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA4"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA4"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA4"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA4"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA4"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA4"},"abs_max_voltage":{"max":3.6,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"VDDA=3.3 V; VDDA+0.3; chip u5 PA4"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA4"},"five_volt_tolerant":{"value":false,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA4"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":false},{"id":"CN8-4","kind":"gpio","label":"PB0","other":{},"position":"CN8-4","reserved":false,"connector":"CN8","functions":["PB0","A3","ADC12_IN8","TIM1_CH2N","TIM3_CH3","TIM8_CH2N","SPI3_MOSI/I2S3_SD","UART4_CTS","OTG_HS_ULPI_D1","SDIO_D1","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB0"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB0"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB0"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB0"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB0"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB0"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB0"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB0"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB0"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB0"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB0"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB0"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB0"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN8-5","kind":"gpio","label":"PC1","other":{},"position":"CN8-5","reserved":false,"connector":"CN8","functions":["PC1","A4","ADC123_IN11 (PC1) or I2C1_SDA (PB9)","SPI3_MOSI/I2S3_SD","SAI1_SD_A","SPI2_MOSI/I2S2_SD","EVENTOUT","ADC123_IN11"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC1"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC1"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC1"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC1"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC1"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC1"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC1"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC1"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC1"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC1"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC1"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC1"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC1"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN8-6","kind":"gpio","label":"PC0","other":{},"position":"CN8-6","reserved":false,"connector":"CN8","functions":["PC0","A5","ADC123_IN10 (PC0) or I2C1_SCL (PB8)","SAI1_MCLK_B","OTG_HS_ULPI_STP","FMC_SDNWE","EVENTOUT","ADC123_IN10"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC0"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC0"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC0"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC0"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC0"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC0"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC0"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC0"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC0"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC0"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC0"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC0"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC0"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN5-10","kind":"gpio","label":"PB8","other":{},"position":"CN5-10","reserved":false,"connector":"CN5","functions":["PB8","D15","I2C1_SCL","TIM2_CH1/TIM2_ETR","TIM4_CH3","TIM10_CH1","CAN1_RX","SDIO_D4","DCMI_D6","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB8"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB8"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB8"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB8"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB8"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB8"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB8"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB8"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB8"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB8"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB8"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB8"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB8"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN5-9","kind":"gpio","label":"PB9","other":{},"position":"CN5-9","reserved":false,"connector":"CN5","functions":["PB9","D14","I2C1_SDA","TIM2_CH2","TIM4_CH4","TIM11_CH1","SPI2_NSS/I2S2_WS","SAI1_FS_B","CAN1_TX","SDIO_D5","DCMI_D7","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB9"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB9"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB9"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB9"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB9"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB9"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB9"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB9"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB9"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB9"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB9"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB9"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB9"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN5-8","kind":"power_out","label":"AREF","other":{},"position":"CN5-8","reserved":false,"connector":"CN5","functions":["power_out"],"electrical":{}},{"id":"CN5-7","kind":"ground","label":"GND","other":{},"position":"CN5-7","reserved":false,"connector":"CN5","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN5-6","kind":"gpio","label":"PA5","other":{},"position":"CN5-6","reserved":false,"connector":"CN5","functions":["PA5","D13","SPI1_SCK","LD2 user LED (green)","TIM2_CH1/TIM2_ETR","TIM8_CH1N","SPI1_SCK/I2S1_CK","OTG_HS_ULPI_CK","EVENTOUT","ADC12_IN5","DAC_OUT2"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA5"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA5"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA5"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA5"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA5"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA5"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA5"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA5"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA5"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA5"},"abs_max_voltage":{"max":3.6,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"VDDA=3.3 V; VDDA+0.3; chip u5 PA5"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA5"},"five_volt_tolerant":{"value":false,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA5"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":false},{"id":"CN5-5","kind":"gpio","label":"PA6","other":{},"position":"CN5-5","reserved":false,"connector":"CN5","functions":["PA6","D12","SPI1_MISO","TIM1_BKIN","TIM3_CH1","TIM8_BKIN","I2S2_MCK","TIM13_CH1","DCMI_PIXCLK","EVENTOUT","ADC12_IN6"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA6"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA6"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA6"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA6"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA6"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA6"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA6"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA6"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA6"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA6"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA6"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA6"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA6"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN5-4","kind":"gpio","label":"PA7","other":{},"position":"CN5-4","reserved":false,"connector":"CN5","functions":["PA7","D11","TIM14_CH1 \\","TIM1_CH1N","TIM3_CH2","TIM8_CH1N","SPI1_MOSI/I2S1_SD","TIM14_CH1","FMC_SDNWE","EVENTOUT","ADC12_IN7"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA7"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA7"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA7"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA7"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA7"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA7"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA7"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA7"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA7"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA7"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA7"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA7"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA7"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN5-3","kind":"gpio","label":"PB6","other":{},"position":"CN5-3","reserved":false,"connector":"CN5","functions":["PB6","D10","TIM4_CH1 \\","TIM4_CH1","HDMI_CEC","I2C1_SCL","USART1_TX","CAN2_TX","QUADSPI_BK1_NCS","FMC_SDNE1","DCMI_D5","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB6"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB6"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB6"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB6"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB6"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB6"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB6"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB6"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB6"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB6"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB6"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB6"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB6"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN5-2","kind":"gpio","label":"PC7","other":{},"position":"CN5-2","reserved":false,"connector":"CN5","functions":["PC7","D9","TIM8_CH2","TIM3_CH2","FMPI2C1_SDA","SPI2_SCK/I2S2_CK","I2S3_MCK","SPDIFRX_IN1","USART6_RX","SDIO_D7","DCMI_D1","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PC7"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PC7"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PC7"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PC7"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PC7"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PC7"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC7"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC7"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PC7"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PC7"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PC7"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PC7"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PC7"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN5-1","kind":"gpio","label":"PA9","other":{},"position":"CN5-1","reserved":false,"connector":"CN5","functions":["PA9","D8","TIM1_CH2","I2C3_SMBA","SPI2_SCK/I2S2_CK","SAI1_SD_B","USART1_TX","DCMI_D0","EVENTOUT","OTG_FS_VBUS"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA9"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA9"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA9"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA9"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA9"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA9"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA9"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA9"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA9"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA9"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA9"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA9"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA9"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN9-8","kind":"gpio","label":"PA8","other":{},"position":"CN9-8","reserved":false,"connector":"CN9","functions":["PA8","D7","MCO1","TIM1_CH1","I2C3_SCL","USART1_CK","OTG_FS_SOF","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA8"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA8"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA8"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA8"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA8"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA8"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA8"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA8"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA8"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA8"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA8"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA8"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA8"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN9-7","kind":"gpio","label":"PB10","other":{},"position":"CN9-7","reserved":false,"connector":"CN9","functions":["PB10","D6","TIM2_CH3","I2C2_SCL","SPI2_SCK/I2S2_CK","SAI1_SCK_A","USART3_TX","OTG_HS_ULPI_D3","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB10"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB10"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB10"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB10"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB10"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB10"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB10"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB10"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB10"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB10"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB10"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB10"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB10"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN9-6","kind":"gpio","label":"PB4","other":{},"position":"CN9-6","reserved":false,"connector":"CN9","functions":["PB4","D5","TIM3_CH1","NJTRST","I2C3_SDA","SPI1_MISO","SPI3_MISO","SPI2_NSS/I2S2_WS","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB4"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB4"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB4"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB4"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB4"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB4"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB4"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB4"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB4"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB4"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB4"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB4"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB4"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN9-5","kind":"gpio","label":"PB5","other":{},"position":"CN9-5","reserved":false,"connector":"CN9","functions":["PB5","D4","TIM3_CH2","I2C1_SMBA","SPI1_MOSI/I2S1_SD","SPI3_MOSI/I2S3_SD","CAN2_RX","OTG_HS_ULPI_D7","FMC_SDCKE1","DCMI_D10","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB5"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB5"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB5"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB5"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB5"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB5"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB5"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB5"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB5"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB5"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB5"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB5"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB5"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN9-4","kind":"gpio","label":"PB3","other":{},"position":"CN9-4","reserved":false,"connector":"CN9","functions":["PB3","D3","TIM2_CH2","JTDO/TRACESWO","I2C2_SDA","SPI1_SCK/I2S1_CK","SPI3_SCK/I2S3_CK","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PB3"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PB3"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PB3"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PB3"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PB3"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PB3"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB3"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB3"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PB3"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PB3"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PB3"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PB3"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PB3"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN9-3","kind":"gpio","label":"PA10","other":{},"position":"CN9-3","reserved":false,"connector":"CN9","functions":["PA10","D2","TIM1_CH3","USART1_RX","OTG_FS_ID","DCMI_D1","EVENTOUT"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA10"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA10"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA10"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA10"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA10"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA10"},"pull_up":{"max":14,"min":7,"typ":10,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA10"},"pull_down":{"max":14,"min":7,"typ":10,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA10"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA10"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA10"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA10"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA10"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA10"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN9-2","kind":"gpio","label":"PA2","other":{},"position":"CN9-2","reserved":false,"connector":"CN9","functions":["PA2","D1","USART2_TX","ST-LINK VCP USART2_TX (default)","TIM2_CH3","TIM5_CH3","TIM9_CH1","SAI2_SCK_B","EVENTOUT","ADC123_IN2"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA2"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA2"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA2"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA2"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA2"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA2"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA2"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA2"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA2"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA2"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA2"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA2"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA2"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN9-1","kind":"gpio","label":"PA3","other":{},"position":"CN9-1","reserved":false,"connector":"CN9","functions":["PA3","D0","USART2_RX","ST-LINK VCP USART2_RX (default)","TIM2_CH4","TIM5_CH4","TIM9_CH2","SAI1_FS_A","OTG_HS_ULPI_D0","EVENTOUT","ADC123_IN3"],"voltage_v":3.3,"electrical":{"ioh":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os; chip u5 PA3"},"iol":{"max":25,"typ":8,"unit":"mA","source":"STM32F446RET6 datasheet p.74 table 74_1","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total; chip u5 PA3"},"vih":{"min":2.31,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design); chip u5 PA3"},"vil":{"max":0.99,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design); chip u5 PA3"},"voh":{"min":2.9,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA; chip u5 PA3"},"vol":{"max":0.4,"unit":"V","source":"STM32F446RET6 datasheet p.120 table 120_1","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA; chip u5 PA3"},"pull_up":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA3"},"pull_down":{"max":50,"min":30,"typ":40,"unit":"kΩ","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA3"},"hysteresis":{"typ":0.33,"unit":"V","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VDD=3.3V; 10% VDD; chip u5 PA3"},"input_leakage":{"max":1,"unit":"µA","source":"STM32F446RET6 datasheet p.117 table 117_1","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V; chip u5 PA3"},"abs_max_voltage":{"max":5.5,"min":-0.3,"unit":"V","source":"STM32F446RET6 datasheet p.76 table 76_1","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V; chip u5 PA3"},"input_capacitance":{"typ":5,"unit":"pF","source":"STM32F446RET6 datasheet p.118 table 118_1","conditions":"chip u5 PA3"},"five_volt_tolerant":{"value":true,"source":"STM32F446RET6 datasheet p.45 table 45_1","conditions":"chip u5 PA3"}},"max_drive_ma":25,"boot_strapping":false,"five_volt_tolerant":true},{"id":"CN4-1","kind":"power_in","label":"VDD_TARGET","notes":"VDD from application","other":{},"position":"CN4-1","reserved":false,"connector":"CN4","functions":["power_in"],"electrical":{}},{"id":"CN4-2","kind":"debug","label":"SWCLK","notes":"SWD clock","other":{},"position":"CN4-2","reserved":false,"connector":"CN4","functions":["ST-LINK SWCLK (SWD clock)"],"electrical":{},"boot_strapping":false},{"id":"CN4-3","kind":"ground","label":"GND","notes":"ground","other":{},"position":"CN4-3","reserved":false,"connector":"CN4","functions":["ground"],"voltage_v":0,"electrical":{}},{"id":"CN4-4","kind":"debug","label":"SWDIO","notes":"SWD data input/output","other":{},"position":"CN4-4","reserved":false,"connector":"CN4","functions":["ST-LINK SWDIO (SWD data input/output)"],"electrical":{},"boot_strapping":false},{"id":"CN4-5","kind":"control","label":"NRST","notes":"RESET of target STM32","other":{},"position":"CN4-5","reserved":false,"connector":"CN4","functions":["ST-LINK NRST (RESET of target STM32)","NRST (reset, weak pull-up)"],"electrical":{},"boot_strapping":false},{"id":"CN4-6","kind":"debug","label":"SWO","notes":"Reserved","other":{},"position":"CN4-6","reserved":false,"connector":"CN4","functions":["ST-LINK SWO (Reserved)"],"electrical":{}}],"derived":{},"connectors":[{"id":"CN1","kind":"USB Mini-B (ST-LINK)","other":{}},{"id":"CN7","kind":"ST morpho 2×19 male, 2.54 mm","other":{},"pitch_mm":2.54,"pin_count":38},{"id":"CN10","kind":"ST morpho 2×19 male, 2.54 mm","other":{},"pitch_mm":2.54,"pin_count":38},{"id":"CN5","kind":"ARDUINO Uno V3 digital 1×10 female","other":{},"pitch_mm":2.54,"pin_count":10},{"id":"CN6","kind":"ARDUINO Uno V3 power 1×8 female","other":{},"pitch_mm":2.54,"pin_count":8},{"id":"CN8","kind":"ARDUINO Uno V3 analog 1×6 female","other":{},"pitch_mm":2.54,"pin_count":6},{"id":"CN9","kind":"ARDUINO Uno V3 digital 1×8 female","other":{},"pitch_mm":2.54,"pin_count":8},{"id":"CN4","kind":"SWD debug connector (ST-LINK out)","other":{}}],"pin_mappings":[{"other":{},"signal":"PC10","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-1","child_pin_id":"PC10"},{"other":{},"signal":"PC11","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-2","child_pin_id":"PC11"},{"other":{},"signal":"PC9","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-1","child_pin_id":"PC9"},{"other":{},"signal":"PC8","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-2","child_pin_id":"PC8"},{"other":{},"signal":"PC12","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-3","child_pin_id":"PC12"},{"other":{},"signal":"PD2","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-4","child_pin_id":"PD2"},{"other":{},"signal":"PB8","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-3","child_pin_id":"PB8"},{"other":{},"signal":"PC6","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-4","child_pin_id":"PC6"},{"other":{},"signal":"PB9","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-5","child_pin_id":"PB9"},{"other":{},"signal":"PC5","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-6","child_pin_id":"PC5"},{"other":{},"signal":"BOOT0","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-7","child_pin_id":"BOOT0"},{"other":{},"signal":"PA5","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-11","child_pin_id":"PA5"},{"other":{},"signal":"PA12","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-12","child_pin_id":"PA12"},{"other":{},"signal":"PA13","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-13","child_pin_id":"PA13"},{"other":{},"signal":"NRST","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-14","child_pin_id":"NRST"},{"other":{},"signal":"PA6","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-13","child_pin_id":"PA6"},{"other":{},"signal":"PA11","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-14","child_pin_id":"PA11"},{"other":{},"signal":"PA14","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-15","child_pin_id":"PA14"},{"other":{},"signal":"PA7","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-15","child_pin_id":"PA7"},{"other":{},"signal":"PB12","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-16","child_pin_id":"PB12"},{"other":{},"signal":"PA15","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-17","child_pin_id":"PA15"},{"other":{},"signal":"PB6","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-17","child_pin_id":"PB6"},{"other":{},"signal":"PC7","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-19","child_pin_id":"PC7"},{"other":{},"signal":"PB7","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-21","child_pin_id":"PB7"},{"other":{},"signal":"PA9","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-21","child_pin_id":"PA9"},{"other":{},"signal":"PB2","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-22","child_pin_id":"PB2"},{"other":{},"signal":"PC13","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-23","child_pin_id":"PC13"},{"other":{},"signal":"PA8","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-23","child_pin_id":"PA8"},{"other":{},"signal":"PB1","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-24","child_pin_id":"PB1"},{"other":{},"signal":"PC14","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-25","child_pin_id":"PC14"},{"other":{},"signal":"PB10","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-25","child_pin_id":"PB10"},{"other":{},"signal":"PB15","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-26","child_pin_id":"PB15"},{"other":{},"signal":"PC15","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-27","child_pin_id":"PC15"},{"other":{},"signal":"PA0","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-28","child_pin_id":"PA0"},{"other":{},"signal":"PB4","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-27","child_pin_id":"PB4"},{"other":{},"signal":"PB14","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-28","child_pin_id":"PB14"},{"other":{},"signal":"PH0","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-29","child_pin_id":"PH0"},{"other":{},"signal":"PA1","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-30","child_pin_id":"PA1"},{"other":{},"signal":"PB5","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-29","child_pin_id":"PB5"},{"other":{},"signal":"PB13","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-30","child_pin_id":"PB13"},{"other":{},"signal":"PH1","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-31","child_pin_id":"PH1"},{"other":{},"signal":"PA4","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-32","child_pin_id":"PA4"},{"other":{},"signal":"PB3","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-31","child_pin_id":"PB3"},{"other":{},"signal":"VBAT","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-33","child_pin_id":"VBAT"},{"other":{},"signal":"PB0","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-34","child_pin_id":"PB0"},{"other":{},"signal":"PA10","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-33","child_pin_id":"PA10"},{"other":{},"signal":"PC4","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-34","child_pin_id":"PC4"},{"other":{},"signal":"PC2","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-35","child_pin_id":"PC2"},{"other":{},"signal":"PC1","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-36","child_pin_id":"PC1"},{"other":{},"signal":"PA2","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-35","child_pin_id":"PA2"},{"other":{},"signal":"PC3","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-37","child_pin_id":"PC3"},{"other":{},"signal":"PC0","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN7-38","child_pin_id":"PC0"},{"other":{},"signal":"PA3","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN10-37","child_pin_id":"PA3"},{"other":{},"signal":"NRST","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN6-3","child_pin_id":"NRST"},{"other":{},"signal":"PA0","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN8-1","child_pin_id":"PA0"},{"other":{},"signal":"PA1","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN8-2","child_pin_id":"PA1"},{"other":{},"signal":"PA4","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN8-3","child_pin_id":"PA4"},{"other":{},"signal":"PB0","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN8-4","child_pin_id":"PB0"},{"other":{},"signal":"PC1","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN8-5","child_pin_id":"PC1"},{"other":{},"signal":"PC0","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN8-6","child_pin_id":"PC0"},{"other":{},"signal":"PB8","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN5-10","child_pin_id":"PB8"},{"other":{},"signal":"PB9","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN5-9","child_pin_id":"PB9"},{"other":{},"signal":"PA5","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN5-6","child_pin_id":"PA5"},{"other":{},"signal":"PA6","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN5-5","child_pin_id":"PA6"},{"other":{},"signal":"PA7","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN5-4","child_pin_id":"PA7"},{"other":{},"signal":"PB6","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN5-3","child_pin_id":"PB6"},{"other":{},"signal":"PC7","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN5-2","child_pin_id":"PC7"},{"other":{},"signal":"PA9","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN5-1","child_pin_id":"PA9"},{"other":{},"signal":"PA8","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN9-8","child_pin_id":"PA8"},{"other":{},"signal":"PB10","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN9-7","child_pin_id":"PB10"},{"other":{},"signal":"PB4","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN9-6","child_pin_id":"PB4"},{"other":{},"signal":"PB5","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN9-5","child_pin_id":"PB5"},{"other":{},"signal":"PB3","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN9-4","child_pin_id":"PB3"},{"other":{},"signal":"PA10","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN9-3","child_pin_id":"PA10"},{"other":{},"signal":"PA2","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN9-2","child_pin_id":"PA2"},{"other":{},"signal":"PA3","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN9-1","child_pin_id":"PA3"},{"other":{},"signal":"NRST","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"direct","board_pin_id":"CN4-5","child_pin_id":"NRST"},{"notes":"proposed by Jev from the pin description; confirm and add as a rule","other":{},"signal":"PA14","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"unknown","board_pin_id":"CN4-2","child_pin_id":"PA14"},{"notes":"proposed by Jev from the pin description; confirm and add as a rule","other":{},"signal":"PA13","child_ref":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","route_type":"unknown","board_pin_id":"CN4-4","child_pin_id":"PA13"}],"requirements":{"other":{},"data_inputs":[],"power_inputs":[{"name":"E5V","other":{},"voltage_max_v":5.25,"voltage_min_v":4.75},{"name":"VIN","other":{},"voltage_max_v":12,"voltage_min_v":7},{"name":"VBAT","other":{},"voltage_max_v":3.6,"voltage_min_v":1.65},{"name":"VIN","other":{},"voltage_max_v":12,"voltage_min_v":7},{"name":"VDD_TARGET","notes":"VDD from application","other":{}}]},"pinout_complete":true},"geometry":{"cad":{"bbox":{"width_mm":82.5,"height_mm":5.6,"length_mm":70},"features":[],"mesh_path":"nucleo-f446re.stl","step_path":"nucleo-f446re.step","assumptions":["thickness=1.6 mm assumed: PCB thickness not printed in UM1724 (1.6 mm FR-4 assumed)","feature USB Mini-B CN1: Mini-B body size and height not dimensioned; typical"],"verification":"generated","envelope_complete":false},"other":{},"derived":{},"dimensions":{"other":{},"width_mm":82.5,"length_mm":70},"feature_boxes":[{"name":"USB Mini-B CN1","x_mm":44,"y_mm":72.8,"other":{},"width_mm":9,"height_mm":4,"length_mm":7.7}],"mounting_holes":[{"x_mm":10.87,"y_mm":54.57,"other":{},"diameter_mm":3.2},{"x_mm":59.13,"y_mm":53.3,"other":{},"diameter_mm":3.2},{"x_mm":43.89,"y_mm":2.5,"other":{},"diameter_mm":3.2}]},"provides":{"other":{},"memory":{"other":{},"sram_kb":128,"flash_kb":512},"derived":{},"features":["On-board ST-LINK/V2-1: SWD, virtual COM port, mass storage","Arduino Uno V3 + ST morpho headers (all I/Os)","USER and RESET buttons; LD1 COM, LD2 user, LD3 power LEDs","Pre-cut PCB: ST-LINK part can be snapped off","JP6 IDD jumper for MCU current measurement","A4/A5 selectable between ADC (PC1/PC0) and I2C1 (PB9/PB8) by solder bridges"],"wireless":[],"gpio_count":50,"capabilities":[{"other":{},"protocol":"gpio","available":true,"board_pin_ids":["CN7-1","CN7-2","CN10-1","CN10-2","CN7-3","CN7-4","CN10-3","CN10-4","CN10-5","CN10-6","CN10-11","CN10-12","CN7-13","CN10-13","CN10-14","CN7-15","CN10-15","CN10-16","CN7-17","CN10-17","CN10-19","CN7-21","CN10-21","CN10-22","CN7-23","CN10-23","CN10-24","CN7-25","CN10-25","CN10-26","CN7-27","CN7-28","CN10-27","CN10-28","CN7-29","CN7-30","CN10-29","CN10-30","CN7-31","CN7-32","CN10-31","CN7-34","CN10-33","CN10-34","CN7-35","CN7-36","CN10-35","CN7-37","CN7-38","CN10-37","CN8-1","CN8-2","CN8-3","CN8-4","CN8-5","CN8-6","CN5-10","CN5-9","CN5-6","CN5-5","CN5-4","CN5-3","CN5-2","CN5-1","CN9-8","CN9-7","CN9-6","CN9-5","CN9-4","CN9-3","CN9-2","CN9-1"]},{"other":{},"protocol":"spi","available":true,"board_pin_ids":["CN7-1","CN7-2","CN7-3","CN10-5","CN10-11","CN10-13","CN10-15","CN10-16","CN7-17","CN10-19","CN10-21","CN10-22","CN10-25","CN10-26","CN10-27","CN10-28","CN10-29","CN10-30","CN7-32","CN10-31","CN7-34","CN7-35","CN7-36","CN7-37","CN8-3","CN8-4","CN8-5","CN5-9","CN5-6","CN5-5","CN5-4","CN5-2","CN5-1","CN9-7","CN9-6","CN9-5","CN9-4"]},{"other":{},"protocol":"uart","available":true,"board_pin_ids":["CN7-1","CN7-2","CN10-1","CN10-2","CN7-3","CN7-4","CN10-4","CN10-6","CN10-12","CN10-14","CN10-16","CN7-17","CN10-17","CN10-19","CN7-21","CN10-21","CN10-23","CN10-25","CN7-28","CN10-28","CN7-30","CN10-30","CN7-32","CN7-34","CN10-33","CN10-35","CN10-37","CN8-1","CN8-2","CN8-3","CN8-4","CN5-3","CN5-2","CN5-1","CN9-8","CN9-7","CN9-3","CN9-2","CN9-1"]},{"other":{},"protocol":"qspi","available":true,"board_pin_ids":["CN7-1","CN7-2","CN10-1","CN10-17","CN10-22","CN7-30","CN8-2","CN5-3"]},{"other":{},"protocol":"sdio","available":true,"board_pin_ids":["CN7-1","CN7-2","CN10-1","CN10-2","CN7-3","CN7-4","CN10-3","CN10-4","CN10-5","CN10-19","CN10-22","CN10-24","CN7-34","CN8-4","CN5-10","CN5-9","CN5-2"]},{"other":{},"protocol":"camera","available":true,"board_pin_ids":["CN7-1","CN7-2","CN10-1","CN10-2","CN7-3","CN7-4","CN10-3","CN10-4","CN10-5","CN10-13","CN10-17","CN10-19","CN7-21","CN10-21","CN10-29","CN7-32","CN10-33","CN8-3","CN5-10","CN5-9","CN5-5","CN5-3","CN5-2","CN5-1","CN9-5","CN9-3"]},{"other":{},"protocol":"event","available":true,"board_pin_ids":["CN7-1","CN7-2","CN10-1","CN10-2","CN7-3","CN7-4","CN10-3","CN10-4","CN10-5","CN10-6","CN10-11","CN10-12","CN7-13","CN10-13","CN10-14","CN7-15","CN10-15","CN10-16","CN7-17","CN10-17","CN10-19","CN7-21","CN10-21","CN10-22","CN7-23","CN10-23","CN10-24","CN7-25","CN10-25","CN10-26","CN7-27","CN7-28","CN10-27","CN10-28","CN7-29","CN7-30","CN10-29","CN10-30","CN7-31","CN7-32","CN10-31","CN7-34","CN10-33","CN10-34","CN7-35","CN7-36","CN10-35","CN7-37","CN7-38","CN10-37","CN8-1","CN8-2","CN8-3","CN8-4","CN8-5","CN8-6","CN5-10","CN5-9","CN5-6","CN5-5","CN5-4","CN5-3","CN5-2","CN5-1","CN9-8","CN9-7","CN9-6","CN9-5","CN9-4","CN9-3","CN9-2","CN9-1"]},{"other":{},"protocol":"clock","available":true,"board_pin_ids":["CN10-1","CN10-23","CN7-25","CN7-27","CN7-29","CN7-31","CN9-8"]},{"other":{},"protocol":"timer","available":true,"board_pin_ids":["CN10-1","CN10-2","CN7-4","CN10-3","CN10-4","CN10-5","CN10-11","CN10-12","CN10-13","CN10-14","CN10-15","CN10-16","CN7-17","CN10-17","CN10-19","CN7-21","CN10-21","CN10-22","CN10-23","CN10-24","CN10-25","CN10-26","CN7-28","CN10-27","CN10-28","CN7-30","CN10-29","CN10-30","CN10-31","CN7-34","CN10-33","CN10-35","CN10-37","CN8-1","CN8-2","CN8-4","CN5-10","CN5-9","CN5-6","CN5-5","CN5-4","CN5-3","CN5-2","CN5-1","CN9-8","CN9-5","CN9-3","CN9-2","CN9-1"]},{"other":{},"protocol":"i2c","available":true,"board_pin_ids":["CN10-1","CN7-3","CN10-3","CN10-4","CN10-5","CN10-16","CN10-17","CN10-19","CN7-21","CN10-21","CN10-23","CN10-25","CN10-27","CN10-29","CN10-31","CN5-10","CN5-9","CN5-3","CN5-2","CN5-1","CN9-8","CN9-7","CN9-6","CN9-5","CN9-4"]},{"other":{},"protocol":"i2s","available":true,"board_pin_ids":["CN10-1","CN10-4","CN10-13","CN10-19","CN10-34","CN5-5","CN5-2"]},{"other":{},"protocol":"debug","available":true,"board_pin_ids":["CN10-2","CN7-13","CN7-15","CN7-17","CN10-27","CN10-31","CN9-6","CN9-4","CN4-1","CN4-2","CN4-4","CN4-5","CN4-6"]},{"other":{},"protocol":"can","available":true,"board_pin_ids":["CN10-3","CN10-5","CN10-12","CN10-14","CN10-16","CN10-17","CN10-29","CN10-30","CN5-10","CN5-9","CN5-3","CN9-5"]},{"other":{},"protocol":"audio","available":true,"board_pin_ids":["CN10-5","CN10-6","CN10-12","CN10-16","CN10-19","CN7-21","CN10-21","CN10-22","CN10-25","CN7-30","CN10-34","CN7-36","CN10-35","CN7-38","CN10-37","CN8-2","CN8-5","CN8-6","CN5-9","CN5-2","CN5-1","CN9-7","CN9-2","CN9-1"]},{"other":{},"protocol":"memory","available":true,"board_pin_ids":["CN10-6","CN10-15","CN10-17","CN7-21","CN10-29","CN10-34","CN7-35","CN7-37","CN7-38","CN8-6","CN5-4","CN5-3","CN9-5"]},{"other":{},"protocol":"adc","available":true,"board_pin_ids":["CN10-6","CN10-11","CN10-13","CN10-15","CN10-24","CN7-28","CN7-30","CN7-32","CN7-34","CN10-34","CN7-35","CN7-36","CN10-35","CN7-37","CN7-38","CN10-37","CN8-1","CN8-2","CN8-3","CN8-4","CN8-5","CN8-6","CN5-6","CN5-5","CN5-4","CN9-2","CN9-1"]},{"other":{},"protocol":"control","available":true,"board_pin_ids":["CN7-7","CN7-14","CN6-3","CN4-5"]},{"other":{},"protocol":"led","available":true,"board_pin_ids":["CN10-11","CN5-6"]},{"other":{},"protocol":"usb","available":true,"board_pin_ids":["CN10-11","CN10-12","CN10-14","CN10-16","CN10-21","CN10-22","CN10-23","CN10-24","CN10-25","CN10-26","CN10-28","CN10-29","CN10-30","CN7-32","CN7-34","CN10-33","CN7-35","CN7-37","CN7-38","CN10-37","CN8-3","CN8-4","CN8-6","CN5-6","CN5-1","CN9-8","CN9-7","CN9-5","CN9-3","CN9-1"]},{"other":{},"protocol":"dac","available":true,"board_pin_ids":["CN10-11","CN7-32","CN8-3","CN5-6"]},{"other":{},"protocol":"cec","available":true,"board_pin_ids":["CN7-17","CN10-17","CN5-3"]},{"other":{},"protocol":"button","available":true,"board_pin_ids":["CN7-23"]},{"other":{},"protocol":"rtc","available":true,"board_pin_ids":["CN7-23","CN10-26"]},{"other":{},"protocol":"wakeup","available":true,"board_pin_ids":["CN7-28","CN8-1"]},{"other":{},"protocol":"arduino","available":true,"board_pin_ids":["CN6-1","CN6-2","CN6-3","CN6-4","CN6-5","CN6-6","CN6-7","CN6-8","CN8-1","CN8-2","CN8-3","CN8-4","CN8-5","CN8-6","CN5-10","CN5-9","CN5-8","CN5-7","CN5-6","CN5-5","CN5-4","CN5-3","CN5-2","CN5-1","CN9-8","CN9-7","CN9-6","CN9-5","CN9-4","CN9-3","CN9-2","CN9-1"]},{"other":{},"protocol":"pwm","available":true,"board_pin_ids":["CN5-4","CN5-3","CN5-2","CN9-7","CN9-6","CN9-4"]}],"software_frameworks":["STM32Cube","Arm Mbed","Arduino (STM32duino)"]},"compliance":{"other":{},"derived":{},"certifications":["FCC / ISED"]},"constraints":{"other":{},"derived":{},"thermal":{"other":{}},"electrical":{"other":{},"io_voltage_v":3.3,"max_current_ma":300,"logic_high_min_v":2.31,"pin_drive_max_ma":25,"supply_voltage_max_v":12,"supply_voltage_min_v":1.65}}},"other":null,"source_type":"pdf","source_ref":"https://www.st.com/resource/en/user_manual/um1724-stm32-nucleo64-boards-mb1136-stmicroelectronics.pdf","datasheet":{"cad":{"bbox":{"max":[70,82.5,5.6],"min":[0,0,0],"width_mm":82.5,"height_mm":5.6,"length_mm":70},"check":{"failed":[],"passed":true},"expected":[{"what":"pcb","width":82.5,"length":70,"thickness":1.6},{"d":3.2,"x":10.87,"y":54.57,"axis":"z","name":null,"what":"hole"},{"d":3.2,"x":59.13,"y":53.3,"axis":"z","name":null,"what":"hole"},{"d":3.2,"x":43.89,"y":2.5,"axis":"z","name":null,"what":"hole"}],"archetype":"pcb_board","mesh_path":"/Users/sumeet/Documents/Xirkit Parent/XirkitOnboard/work/nucleo-f446re/07_cad/part.stl","step_path":"/Users/sumeet/Documents/Xirkit Parent/XirkitOnboard/work/nucleo-f446re/07_cad/part.step","views_png":"/Users/sumeet/Documents/Xirkit Parent/XirkitOnboard/work/nucleo-f446re/07_cad/views.png","export_stl":"nucleo-f446re.stl","assumptions":["thickness=1.6 mm assumed: PCB thickness not printed in UM1724 (1.6 mm FR-4 assumed)","feature USB Mini-B CN1: Mini-B body size and height not dimensioned; typical"],"export_step":"nucleo-f446re.step","envelope_complete":false},"chips":[{"id":"u5","mpn":"STM32F446RET6","src":{"page":7,"quote":"| NUCLEO-F446RE |  | STM32F446RET6 |","method":"table","table_id":"7_1"},"role":"main_processor","manufacturer":"STMicroelectronics"},{"id":"u2","mpn":"STM32F103CBT6 (ST-LINK/V2-1)","src":{"page":27,"quote":"| SB11 (STM_RST) | OFF | No incidence on STM32F103CBT6 (ST-LINK MCU) NRST signal. |","method":"table","table_id":"27_1"},"role":"debugger","manufacturer":"STMicroelectronics"},{"id":"u4","mpn":"LD39050PU33R","src":{"page":27,"quote":"| SB2 (3.3 V) | ON | Output of voltage regulator LD39050PU33R is connected to 3.3V. |","method":"table","table_id":"27_1"},"role":"ldo_regulator","manufacturer":"STMicroelectronics"},{"id":"x2","mpn":"ABS25-32.768KHZ-6-T (MB1136 C-03+)","src":{"page":26,"quote":"guide for STM32 microcontrollers. It is recommended to use ABS25-32.768KHZ-6-T,","method":"text"},"role":"crystal","manufacturer":"Abracon"}],"fields":{"usb":{"src":{"page":6,"quote":"– Virtual COM port","method":"text"},"unit":null,"value":"USB Mini-B to ST-LINK/V2-1 (VCP, mass storage, debug)"},"sram_kb":{"src":{"url":"https://www.st.com/resource/en/datasheet/stm32f446re.pdf","quote":"| SRAM in  Kbytes | System | 128 (112+16) |  |  |  |  |  |  |  |","method":"table"},"orig":{"unit":"KB","value":128},"unit":"KiB","value":128},"flash_kb":{"src":{"url":"https://www.st.com/resource/en/datasheet/stm32f446re.pdf","quote":"| Flash memory in Kbytes |  | 256 | 512 | 256 | 512 | 256 | 512 | 256 | 512 |","method":"table"},"orig":{"unit":"KB","value":512},"unit":"KiB","value":512},"mcu_core":{"src":{"page":7,"quote":"| NUCLEO-F446RE |  | STM32F446RET6 |","method":"derived","table_id":"7_1"},"unit":null,"value":"Arm Cortex-M4 (STM32F446RET6)"},"wireless":{"src":{"page":6,"quote":"• Arm ® Cortex ®(a) core-based STM32 microcontroller in LQFP64 package","method":"derived"},"unit":null,"value":"none"},"clock_mhz":{"src":{"url":"https://www.st.com/resource/en/datasheet/stm32f446re.pdf","quote":"| Maximum CPU frequency |  | 180 MHz |  |  |  |  |  |  |  |","method":"table"},"orig":{"unit":"MHz","value":180},"unit":"Hz","value":180000000},"hse_clock":{"src":{"page":25,"quote":"frequency cannot be changed, it is fixed at 8 MHz and connected to","method":"text"},"unit":null,"value":"8 MHz MCO from ST-LINK (MB1136 C-02+)"},"gpio_count":{"src":{"page":59,"quote":"| CN7 odd pins |  | CN7 even pins |  | CN10 odd pins |  | CN10 even pins |  |","method":"derived","table_id":"59_1"},"unit":null,"value":50},"io_voltage":{"src":{"page":27,"quote":"| SB2 (3.3 V) | ON | Output of voltage regulator LD39050PU33R is connected to 3.3V. |","method":"table","table_id":"27_1"},"unit":"V","value":3.3},"input_voltage":{"src":{"page":6,"quote":"– USB VBUS or external source (3.3 V, 5 V, 7-12 V)","method":"text"},"unit":null,"value":"USB 5 V, VIN 7–12 V, E5V 4.75–5.25 V, or 3.3 V"},"internal_gpio":{"src":{"page":24,"quote":"B1 USER: the user button is connected to the I/O PC13 (pin 2) of the STM32","method":"text"},"unit":null,"value":["PA5: LD2 green user LED","PC13: B1 USER button","PA2/PA3: USART2 to ST-LINK VCP","PA13/PA14: SWD to ST-LINK","PH0: 8 MHz MCO from ST-LINK","PC14/PC15: 32.768 kHz LSE crystal"]},"board_revisions":{"src":{"page":77,"quote":"|  |  | Boards: – MB1136-F446RE-C03 – MB1136-F446RE-C04 (main board) |  |  |","method":"table","table_id":"77_1"},"unit":null,"value":["MB1136-F446RE-C03","MB1136-F446RE-C04"]},"regulator_output":{"src":{"page":23,"quote":"The current is limited by the maximum current capability of the regulator U4 (500 mA max).","method":"text"},"unit":null,"value":"3.3 V LD39050PU33R, 500 mA max"},"software_frameworks":{"src":{"page":6,"quote":"• Comprehensive free software libraries and examples available with the STM32Cube","method":"derived"},"unit":null,"value":["STM32Cube","Arm Mbed","Arduino (STM32duino)"]}},"groups":{"all":["CN7-1","CN7-2","CN10-1","CN10-2","CN7-3","CN7-4","CN10-3","CN10-4","CN7-5","CN7-6","CN10-5","CN10-6","CN7-7","CN7-8","CN10-7","CN10-8","CN7-9","CN7-10","CN10-9","CN10-10","CN7-11","CN7-12","CN10-11","CN10-12","CN7-13","CN7-14","CN10-13","CN10-14","CN7-15","CN7-16","CN10-15","CN10-16","CN7-17","CN7-18","CN10-17","CN10-18","CN7-19","CN7-20","CN10-19","CN10-20","CN7-21","CN7-22","CN10-21","CN10-22","CN7-23","CN7-24","CN10-23","CN10-24","CN7-25","CN7-26","CN10-25","CN10-26","CN7-27","CN7-28","CN10-27","CN10-28","CN7-29","CN7-30","CN10-29","CN10-30","CN7-31","CN7-32","CN10-31","CN10-32","CN7-33","CN7-34","CN10-33","CN10-34","CN7-35","CN7-36","CN10-35","CN10-36","CN7-37","CN7-38","CN10-37","CN10-38","CN6-1","CN6-2","CN6-3","CN6-4","CN6-5","CN6-6","CN6-7","CN6-8","CN8-1","CN8-2","CN8-3","CN8-4","CN8-5","CN8-6","CN5-10","CN5-9","CN5-8","CN5-7","CN5-6","CN5-5","CN5-4","CN5-3","CN5-2","CN5-1","CN9-8","CN9-7","CN9-6","CN9-5","CN9-4","CN9-3","CN9-2","CN9-1","CN4-1","CN4-2","CN4-3","CN4-4","CN4-5","CN4-6"]},"source":{"url":"https://www.st.com/resource/en/user_manual/um1724-stm32-nucleo64-boards-mb1136-stmicroelectronics.pdf","pages":91,"sha256":"576d9bee3bc32c8ee70bf0d77cf9494cec06ea7c1d9ff98eebf2738cb9314a14","onboarded_at":"2026-09-25T10:46:56+00:00"},"coverage":{"pct":97.6,"score":"41/42","passed":true,"explained_nulls":["operating_temperature","thickness","component_heights","weight"]},"entities":[{"id":"CN7-1","attrs":{"kind":"gpio","label":"PC10","number":1,"chip_pin":"PC10","position":"CN7-1","connector":"CN7","designator":"CN7-1","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC10","method":"chip_link"}},"chip_pin":{"pin":"PC10","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC10","category":"gpio"},{"src":{"page":54,"quote":"| 51 | 78 | D3 | B11 | 111 | PC10 | I/O | FT | - | SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC10","signal":"SPI3_SCK/I2S3_CK","category":"spi"},{"src":{"page":54,"quote":"| 51 | 78 | D3 | B11 | 111 | PC10 | I/O | FT | - | SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC10","signal":"USART3_TX","category":"uart"},{"src":{"page":54,"quote":"| 51 | 78 | D3 | B11 | 111 | PC10 | I/O | FT | - | SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC10","signal":"UART4_TX","category":"uart"},{"src":{"page":54,"quote":"| 51 | 78 | D3 | B11 | 111 | PC10 | I/O | FT | - | SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC10","signal":"QUADSPI_BK1_IO1","category":"qspi"},{"src":{"page":54,"quote":"| 51 | 78 | D3 | B11 | 111 | PC10 | I/O | FT | - | SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC10","signal":"SDIO_D2","category":"sdio"},{"src":{"page":54,"quote":"| 51 | 78 | D3 | B11 | 111 | PC10 | I/O | FT | - | SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC10","signal":"DCMI_D8","category":"camera"},{"src":{"page":54,"quote":"| 51 | 78 | D3 | B11 | 111 | PC10 | I/O | FT | - | SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC10","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC10","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC10","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC10","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC10","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC10","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC10","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC10","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC10","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC10","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC10","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC10","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-2","attrs":{"kind":"gpio","label":"PC11","number":2,"chip_pin":"PC11","position":"CN7-2","connector":"CN7","designator":"CN7-2","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC11","method":"chip_link"}},"chip_pin":{"pin":"PC11","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC11","category":"gpio"},{"src":{"page":54,"quote":"| 52 | 79 | D4 | B10 | 112 | PC11 | I/O | FT | - | SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC11","signal":"SPI3_MISO","category":"spi"},{"src":{"page":54,"quote":"| 52 | 79 | D4 | B10 | 112 | PC11 | I/O | FT | - | SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC11","signal":"USART3_RX","category":"uart"},{"src":{"page":54,"quote":"| 52 | 79 | D4 | B10 | 112 | PC11 | I/O | FT | - | SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC11","signal":"UART4_RX","category":"uart"},{"src":{"page":54,"quote":"| 52 | 79 | D4 | B10 | 112 | PC11 | I/O | FT | - | SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC11","signal":"QUADSPI_BK2_NCS","category":"qspi"},{"src":{"page":54,"quote":"| 52 | 79 | D4 | B10 | 112 | PC11 | I/O | FT | - | SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC11","signal":"SDIO_D3","category":"sdio"},{"src":{"page":54,"quote":"| 52 | 79 | D4 | B10 | 112 | PC11 | I/O | FT | - | SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC11","signal":"DCMI_D4","category":"camera"},{"src":{"page":54,"quote":"| 52 | 79 | D4 | B10 | 112 | PC11 | I/O | FT | - | SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC11","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC11","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC11","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC11","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC11","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC11","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC11","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC11","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC11","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC11","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC11","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC11","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC11","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC11","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-1","attrs":{"kind":"gpio","label":"PC9","number":1,"chip_pin":"PC9","position":"CN10-1","connector":"CN10","designator":"CN10-1","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC9","method":"chip_link"}},"chip_pin":{"pin":"PC9","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC9","category":"gpio"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"MCO2","category":"clock"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"TIM3_CH4","category":"timer"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"TIM8_CH4","category":"timer"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"I2C3_SDA","category":"i2c"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"I2S_CKIN","category":"i2s"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"UART5_CTS","category":"uart"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"QUADSPI_BK1_IO0","category":"qspi"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"SDIO_D1","category":"sdio"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"DCMI_D3","category":"camera"},{"src":{"page":53,"quote":"| 40 | 66 | D1 | E11 | 99 | PC9 | I/O | FT | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PC9","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC9","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC9","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC9","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC9","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC9","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC9","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC9","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC9","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC9","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-2","attrs":{"kind":"gpio","label":"PC8","number":2,"chip_pin":"PC8","position":"CN10-2","connector":"CN10","designator":"CN10-2","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC8","method":"chip_link"}},"chip_pin":{"pin":"PC8","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 1 | PC10 | PC11 | 2 | 1 | PC9 | PC8 | 2 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC8","category":"gpio"},{"src":{"page":52,"quote":"| 39 | 65 | F3 | F11 | 98 | PC8 | I/O | FT | - | TRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC8","signal":"TRACED0","category":"debug"},{"src":{"page":52,"quote":"| 39 | 65 | F3 | F11 | 98 | PC8 | I/O | FT | - | TRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC8","signal":"TIM3_CH3","category":"timer"},{"src":{"page":52,"quote":"| 39 | 65 | F3 | F11 | 98 | PC8 | I/O | FT | - | TRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC8","signal":"TIM8_CH3","category":"timer"},{"src":{"page":52,"quote":"| 39 | 65 | F3 | F11 | 98 | PC8 | I/O | FT | - | TRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC8","signal":"UART5_RTS","category":"uart"},{"src":{"page":52,"quote":"| 39 | 65 | F3 | F11 | 98 | PC8 | I/O | FT | - | TRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC8","signal":"USART6_CK","category":"uart"},{"src":{"page":52,"quote":"| 39 | 65 | F3 | F11 | 98 | PC8 | I/O | FT | - | TRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC8","signal":"SDIO_D0","category":"sdio"},{"src":{"page":52,"quote":"| 39 | 65 | F3 | F11 | 98 | PC8 | I/O | FT | - | TRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC8","signal":"DCMI_D2","category":"camera"},{"src":{"page":52,"quote":"| 39 | 65 | F3 | F11 | 98 | PC8 | I/O | FT | - | TRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC8","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC8","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC8","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC8","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC8","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC8","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC8","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC8","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC8","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC8","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-3","attrs":{"kind":"gpio","label":"PC12","number":3,"chip_pin":"PC12","position":"CN7-3","connector":"CN7","designator":"CN7-3","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC12","method":"chip_link"}},"chip_pin":{"pin":"PC12","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC12","category":"gpio"},{"src":{"page":54,"quote":"| 53 | 80 | A2 | C10 | 113 | PC12 | I/O | FT | - | I2C2_SDA, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC12","signal":"I2C2_SDA","category":"i2c"},{"src":{"page":54,"quote":"| 53 | 80 | A2 | C10 | 113 | PC12 | I/O | FT | - | I2C2_SDA, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC12","signal":"SPI3_MOSI/I2S3_SD","category":"spi"},{"src":{"page":54,"quote":"| 53 | 80 | A2 | C10 | 113 | PC12 | I/O | FT | - | I2C2_SDA, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC12","signal":"USART3_CK","category":"uart"},{"src":{"page":54,"quote":"| 53 | 80 | A2 | C10 | 113 | PC12 | I/O | FT | - | I2C2_SDA, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC12","signal":"UART5_TX","category":"uart"},{"src":{"page":54,"quote":"| 53 | 80 | A2 | C10 | 113 | PC12 | I/O | FT | - | I2C2_SDA, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC12","signal":"SDIO_CK","category":"sdio"},{"src":{"page":54,"quote":"| 53 | 80 | A2 | C10 | 113 | PC12 | I/O | FT | - | I2C2_SDA, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC12","signal":"DCMI_D9","category":"camera"},{"src":{"page":54,"quote":"| 53 | 80 | A2 | C10 | 113 | PC12 | I/O | FT | - | I2C2_SDA, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PC12","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC12","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC12","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC12","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC12","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC12","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC12","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC12","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC12","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC12","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC12","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC12","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC12","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC12","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-4","attrs":{"kind":"gpio","label":"PD2","number":4,"chip_pin":"PD2","position":"CN7-4","connector":"CN7","designator":"CN7-4","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PD2","method":"chip_link"}},"chip_pin":{"pin":"PD2","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PD2","category":"gpio"},{"src":{"page":54,"quote":"| 54 | 83 | D5 | E9 | 116 | PD2 | I/O | FT | - | TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PD2","signal":"TIM3_ETR","category":"timer"},{"src":{"page":54,"quote":"| 54 | 83 | D5 | E9 | 116 | PD2 | I/O | FT | - | TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PD2","signal":"UART5_RX","category":"uart"},{"src":{"page":54,"quote":"| 54 | 83 | D5 | E9 | 116 | PD2 | I/O | FT | - | TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PD2","signal":"SDIO_CMD","category":"sdio"},{"src":{"page":54,"quote":"| 54 | 83 | D5 | E9 | 116 | PD2 | I/O | FT | - | TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PD2","signal":"DCMI_D11","category":"camera"},{"src":{"page":54,"quote":"| 54 | 83 | D5 | E9 | 116 | PD2 | I/O | FT | - | TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"54_1"},"via":"chip u5 PD2","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PD2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PD2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PD2","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PD2","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PD2","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PD2","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PD2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PD2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PD2","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PD2","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PD2","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PD2","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PD2","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-3","attrs":{"kind":"gpio","label":"PB8","number":3,"chip_pin":"PB8","position":"CN10-3","connector":"CN10","designator":"CN10-3","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB8","method":"chip_link"}},"chip_pin":{"pin":"PB8","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB8","category":"gpio"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"TIM2_CH1/TIM2_ETR","category":"timer"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"TIM4_CH3","category":"timer"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"TIM10_CH1","category":"timer"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"I2C1_SCL","category":"i2c"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"CAN1_RX","category":"can"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"SDIO_D4","category":"sdio"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"DCMI_D6","category":"camera"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB8","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB8","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB8","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB8","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-4","attrs":{"kind":"gpio","label":"PC6","number":4,"chip_pin":"PC6","position":"CN10-4","connector":"CN10","designator":"CN10-4","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC6","method":"chip_link"}},"chip_pin":{"pin":"PC6","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 3 | PC12 | PD2 | 4 | 3 | PB8 | PC6 | 4 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC6","category":"gpio"},{"src":{"page":52,"quote":"| 37 | 63 | F1 | G12 | 96 | PC6 | I/O | FTf | - | TIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC6","signal":"TIM3_CH1","category":"timer"},{"src":{"page":52,"quote":"| 37 | 63 | F1 | G12 | 96 | PC6 | I/O | FTf | - | TIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC6","signal":"TIM8_CH1","category":"timer"},{"src":{"page":52,"quote":"| 37 | 63 | F1 | G12 | 96 | PC6 | I/O | FTf | - | TIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC6","signal":"FMPI2C1_SCL","category":"i2c"},{"src":{"page":52,"quote":"| 37 | 63 | F1 | G12 | 96 | PC6 | I/O | FTf | - | TIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC6","signal":"I2S2_MCK","category":"i2s"},{"src":{"page":52,"quote":"| 37 | 63 | F1 | G12 | 96 | PC6 | I/O | FTf | - | TIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC6","signal":"USART6_TX","category":"uart"},{"src":{"page":52,"quote":"| 37 | 63 | F1 | G12 | 96 | PC6 | I/O | FTf | - | TIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC6","signal":"SDIO_D6","category":"sdio"},{"src":{"page":52,"quote":"| 37 | 63 | F1 | G12 | 96 | PC6 | I/O | FTf | - | TIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC6","signal":"DCMI_D0","category":"camera"},{"src":{"page":52,"quote":"| 37 | 63 | F1 | G12 | 96 | PC6 | I/O | FTf | - | TIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC6","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC6","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC6","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC6","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC6","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC6","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC6","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC6","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC6","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC6","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-5","attrs":{"kind":"power_out","label":"VDD","number":5,"position":"CN7-5","connector":"CN7","designator":"CN7-5"},"sources":[{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{"output_voltage":[{"src":{"page":27,"quote":"| SB2 (3.3 V) | ON | Output of voltage regulator LD39050PU33R is connected to 3.3V. |","method":"table","fragment":"ratings_board.json","table_id":"27_1"},"typ":3.3,"via":"direct","unit":"V","category":"operating","parameter":"+3.3V rail"}]},"entity_type":"pin"},{"id":"CN7-6","attrs":{"kind":"power_in","label":"E5V","number":6,"position":"CN7-6","connector":"CN7","designator":"CN7-6"},"sources":[{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{"input_current":[{"max":0.5,"src":{"page":22,"quote":"| E5V | CN7 pin 6 | 4.75 V to 5.25 V | 500 mA | - |","method":"table","fragment":"ratings_board.json","table_id":"22_1"},"via":"direct","orig":{"max":500,"unit":"mA"},"unit":"A","category":"operating","parameter":"E5V max current"}],"input_voltage":[{"max":5.25,"min":4.75,"src":{"page":22,"quote":"| E5V | CN7 pin 6 | 4.75 V to 5.25 V | 500 mA | - |","method":"table","fragment":"ratings_board.json","table_id":"22_1"},"via":"direct","unit":"V","category":"operating","parameter":"E5V"}]},"entity_type":"pin"},{"id":"CN10-5","attrs":{"kind":"gpio","label":"PB9","number":5,"chip_pin":"PB9","position":"CN10-5","connector":"CN10","designator":"CN10-5","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB9","method":"chip_link"}},"chip_pin":{"pin":"PB9","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB9","category":"gpio"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"TIM2_CH2","category":"timer"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"TIM4_CH4","category":"timer"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"TIM11_CH1","category":"timer"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"I2C1_SDA","category":"i2c"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"SPI2_NSS/I2S2_WS","category":"spi"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"SAI1_FS_B","category":"audio"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"CAN1_TX","category":"can"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"SDIO_D5","category":"sdio"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"DCMI_D7","category":"camera"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB9","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB9","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB9","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB9","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-6","attrs":{"kind":"gpio","label":"PC5","number":6,"chip_pin":"PC5","position":"CN10-6","connector":"CN10","designator":"CN10-6","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC5","method":"chip_link"}},"chip_pin":{"pin":"PC5","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 5 | VDD | E5V | 6 | 5 | PB9 | PC5 | 6 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC5","category":"gpio"},{"src":{"page":48,"quote":"| 25 | 34 | - | K4 | 45 | PC5 | I/O | FT | - | USART3_RX, SPDIFRX_IN3, FMC_SDCKE0, EVENTOUT | ADC12_IN15 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC5","signal":"USART3_RX","category":"uart"},{"src":{"page":48,"quote":"| 25 | 34 | - | K4 | 45 | PC5 | I/O | FT | - | USART3_RX, SPDIFRX_IN3, FMC_SDCKE0, EVENTOUT | ADC12_IN15 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC5","signal":"SPDIFRX_IN3","category":"audio"},{"src":{"page":48,"quote":"| 25 | 34 | - | K4 | 45 | PC5 | I/O | FT | - | USART3_RX, SPDIFRX_IN3, FMC_SDCKE0, EVENTOUT | ADC12_IN15 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC5","signal":"FMC_SDCKE0","category":"memory"},{"src":{"page":48,"quote":"| 25 | 34 | - | K4 | 45 | PC5 | I/O | FT | - | USART3_RX, SPDIFRX_IN3, FMC_SDCKE0, EVENTOUT | ADC12_IN15 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC5","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 25 | 34 | - | K4 | 45 | PC5 | I/O | FT | - | USART3_RX, SPDIFRX_IN3, FMC_SDCKE0, EVENTOUT | ADC12_IN15 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC5","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN15","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC5","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC5","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC5","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC5","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC5","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC5","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC5","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC5","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC5","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-7","attrs":{"kind":"control","note":"default LOW; jumper CN7 pins 5–7 sets HIGH","label":"BOOT0","number":7,"chip_pin":"BOOT0","position":"CN7-7","connector":"CN7","designator":"CN7-7"},"sources":[{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"chip_pin":{"pin":"BOOT0","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":56,"quote":"| 60 | 94 | A7 | D5 | 138 | BOOT0 | I | B | - | - | VPP |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 BOOT0","note":"additional function (peripheral-register enabled)","signal":"VPP","category":"control"},{"src":{"page":56,"quote":"| 60 | 94 | A7 | D5 | 138 | BOOT0 | I | B | - | - | VPP |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 BOOT0","signal":"BOOT0 (boot mode select)","category":"control"}],"electrical":{},"entity_type":"pin"},{"id":"CN7-8","attrs":{"kind":"ground","label":"GND","number":8,"position":"CN7-8","connector":"CN7","designator":"CN7-8"},"sources":[{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN10-7","attrs":{"kind":"power_out","label":"AVDD","number":7,"position":"CN10-7","connector":"CN10","designator":"CN10-7"},"sources":[{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN10-8","attrs":{"kind":"power_out","note":"5 V from the ST-LINK USB connector (rises before +5V)","label":"U5V","number":8,"position":"CN10-8","connector":"CN10","designator":"CN10-8"},"sources":[{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 7 | BOOT0(1) | GND | 8 | 7 | AVDD | U5V(2) | 8 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{"output_voltage":[{"src":{"page":23,"quote":"When powered by USB, VIN, or E5V, the +5V (CN6 pin 5 or CN7 pin 18) can be used as an output power supply for an ARDUINO ® shield or an extension board.","method":"text","fragment":"ratings_board.json"},"typ":5,"via":"direct","unit":"V","category":"operating","parameter":"+5V rail"}]},"entity_type":"pin"},{"id":"CN7-9","attrs":{"kind":"nc","label":"-","number":9,"position":"CN7-9","connector":"CN7","designator":"CN7-9"},"sources":[{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN7-10","attrs":{"kind":"nc","label":"-","number":10,"position":"CN7-10","connector":"CN7","designator":"CN7-10"},"sources":[{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN10-9","attrs":{"kind":"ground","label":"GND","number":9,"position":"CN10-9","connector":"CN10","designator":"CN10-9"},"sources":[{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN10-10","attrs":{"kind":"nc","label":"-","number":10,"position":"CN10-10","connector":"CN10","designator":"CN10-10"},"sources":[{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 9 | - | - | 10 | 9 | GND | - | 10 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN7-11","attrs":{"kind":"nc","label":"-","number":11,"position":"CN7-11","connector":"CN7","designator":"CN7-11"},"sources":[{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN7-12","attrs":{"kind":"power_out","label":"IOREF","number":12,"position":"CN7-12","connector":"CN7","designator":"CN7-12"},"sources":[{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{"output_voltage":[{"src":{"page":27,"quote":"| SB2 (3.3 V) | ON | Output of voltage regulator LD39050PU33R is connected to 3.3V. |","method":"table","fragment":"ratings_board.json","table_id":"27_1"},"typ":3.3,"via":"direct","unit":"V","category":"operating","parameter":"+3.3V rail"}]},"entity_type":"pin"},{"id":"CN10-11","attrs":{"kind":"gpio","note":"green user LED LD2 (SB21 ON), high = on","label":"PA5","number":11,"chip_pin":"PA5","position":"CN10-11","connector":"CN10","designator":"CN10-11","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA5","method":"chip_link"}},"chip_pin":{"pin":"PA5","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA5","category":"gpio"},{"src":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"LD2 user LED (green)","category":"led"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"TIM2_CH1/TIM2_ETR","category":"timer"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"TIM8_CH1N","category":"timer"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"SPI1_SCK/I2S1_CK","category":"spi"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"OTG_HS_ULPI_CK","category":"usb"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN5","category":"adc"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","note":"additional function (peripheral-register enabled)","signal":"DAC_OUT2","category":"dac"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA5","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":3.6,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"|  | Input voltage on TTa pins | - | –0.3 | - | VDDA+0.3 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA5","unit":"V","category":"absolute_max","parameter":"Input voltage TTa","conditions":"VDDA=3.3 V; VDDA+0.3"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA5","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"|  | TTa | 3.3 V tolerant I/O directly connected to ADC |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA5","value":false,"category":"absolute_max","parameter":"5 V tolerant (TTa)"}]},"entity_type":"pin"},{"id":"CN10-12","attrs":{"kind":"gpio","label":"PA12","number":12,"chip_pin":"PA12","position":"CN10-12","connector":"CN10","designator":"CN10-12","power_domain":"VDDUSB"},"sources":[{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA12","method":"chip_link"}},"chip_pin":{"pin":"PA12","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 11 | - | IOREF | 12 | 11 | PA5 | PA12 | 12 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA12","category":"gpio"},{"src":{"page":53,"quote":"| 45 | 71 | E4 | B12 | 104 | PA12(1) | I/O | FT | - | TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA12","signal":"TIM1_ETR","category":"timer"},{"src":{"page":53,"quote":"| 45 | 71 | E4 | B12 | 104 | PA12(1) | I/O | FT | - | TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA12","signal":"USART1_RTS","category":"uart"},{"src":{"page":53,"quote":"| 45 | 71 | E4 | B12 | 104 | PA12(1) | I/O | FT | - | TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA12","signal":"SAI2_FS_B","category":"audio"},{"src":{"page":53,"quote":"| 45 | 71 | E4 | B12 | 104 | PA12(1) | I/O | FT | - | TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA12","signal":"CAN1_TX","category":"can"},{"src":{"page":53,"quote":"| 45 | 71 | E4 | B12 | 104 | PA12(1) | I/O | FT | - | TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA12","signal":"OTG_FS_DP","category":"usb"},{"src":{"page":53,"quote":"| 45 | 71 | E4 | B12 | 104 | PA12(1) | I/O | FT | - | TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA12","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA12","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA12","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA12","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA12","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA12","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA12","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA12","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA12","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA12","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA12","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA12","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA12","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA12","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-13","attrs":{"kind":"gpio","note":"SWDIO to ST-LINK — not recommended as IO unless the ST-LINK part is cut","label":"PA13","number":13,"chip_pin":"PA13","position":"CN7-13","connector":"CN7","designator":"CN7-13","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA13","method":"chip_link"}},"chip_pin":{"pin":"PA13","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA13","category":"gpio"},{"src":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"SWD to on-board ST-LINK/V2-1","category":"debug"},{"src":{"page":53,"quote":"| 46 | 72 | D2 | A12 | 105 | PA13(JTMS-SWDIO) | I/O | FT | - | JTMS-SWDIO, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA13","signal":"JTMS-SWDIO","category":"debug"},{"src":{"page":53,"quote":"| 46 | 72 | D2 | A12 | 105 | PA13(JTMS-SWDIO) | I/O | FT | - | JTMS-SWDIO, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA13","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA13","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA13","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA13","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA13","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA13","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA13","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA13","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA13","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA13","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA13","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA13","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA13","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA13","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-14","attrs":{"kind":"control","label":"NRST","number":14,"chip_pin":"NRST","position":"CN7-14","connector":"CN7","designator":"CN7-14"},"sources":[{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"chip_pin":{"pin":"NRST","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"RESET (B2 button, ST-LINK)","category":"control"},{"src":{"page":47,"quote":"| 7 | 14 | D8 | F1 | 25 | NRST | I/O | RST | - | - | - |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 NRST","signal":"NRST (reset, weak pull-up)","category":"control"}],"electrical":{},"entity_type":"pin"},{"id":"CN10-13","attrs":{"kind":"gpio","label":"PA6","number":13,"chip_pin":"PA6","position":"CN10-13","connector":"CN10","designator":"CN10-13","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA6","method":"chip_link"}},"chip_pin":{"pin":"PA6","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA6","category":"gpio"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"TIM1_BKIN","category":"timer"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"TIM3_CH1","category":"timer"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"TIM8_BKIN","category":"timer"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"SPI1_MISO","category":"spi"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"I2S2_MCK","category":"i2s"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"TIM13_CH1","category":"timer"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"DCMI_PIXCLK","category":"camera"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN6","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA6","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA6","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA6","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA6","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-14","attrs":{"kind":"gpio","label":"PA11","number":14,"chip_pin":"PA11","position":"CN10-14","connector":"CN10","designator":"CN10-14","power_domain":"VDDUSB"},"sources":[{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA11","method":"chip_link"}},"chip_pin":{"pin":"PA11","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 13 | PA13(3) | RESET | 14 | 13 | PA6 | PA11 | 14 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA11","category":"gpio"},{"src":{"page":53,"quote":"| 44 | 70 | C1 | C12 | 103 | PA11(1) | I/O | FT | - | TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA11","signal":"TIM1_CH4","category":"timer"},{"src":{"page":53,"quote":"| 44 | 70 | C1 | C12 | 103 | PA11(1) | I/O | FT | - | TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA11","signal":"USART1_CTS","category":"uart"},{"src":{"page":53,"quote":"| 44 | 70 | C1 | C12 | 103 | PA11(1) | I/O | FT | - | TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA11","signal":"CAN1_RX","category":"can"},{"src":{"page":53,"quote":"| 44 | 70 | C1 | C12 | 103 | PA11(1) | I/O | FT | - | TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA11","signal":"OTG_FS_DM","category":"usb"},{"src":{"page":53,"quote":"| 44 | 70 | C1 | C12 | 103 | PA11(1) | I/O | FT | - | TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA11","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA11","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA11","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA11","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA11","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA11","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA11","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA11","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA11","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA11","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA11","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA11","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA11","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA11","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-15","attrs":{"kind":"gpio","note":"SWCLK to ST-LINK — not recommended as IO unless the ST-LINK part is cut","label":"PA14","number":15,"chip_pin":"PA14","position":"CN7-15","connector":"CN7","designator":"CN7-15","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA14","method":"chip_link"}},"chip_pin":{"pin":"PA14","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA14","category":"gpio"},{"src":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"SWD to on-board ST-LINK/V2-1","category":"debug"},{"src":{"page":53,"quote":"| 49 | 76 | C3 | A11 | 109 | PA14(JTCK-SWCLK) | I/O | FT | - | JTCK-SWCLK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA14","signal":"JTCK-SWCLK","category":"debug"},{"src":{"page":53,"quote":"| 49 | 76 | C3 | A11 | 109 | PA14(JTCK-SWCLK) | I/O | FT | - | JTCK-SWCLK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA14","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA14","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA14","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA14","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA14","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA14","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA14","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA14","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA14","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA14","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA14","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA14","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA14","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA14","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-16","attrs":{"kind":"power_out","label":"+3.3V","number":16,"position":"CN7-16","connector":"CN7","designator":"CN7-16"},"sources":[{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{"input_voltage":[{"max":3.6,"min":3,"src":{"page":23,"quote":"| +3.3V | CN6 pin 4 CN7 pin 12 and pin 16 | 3 V to 3.6 V | Used when the ST-LINK part of the PCB is cut or SB2 and SB12 OFF |","method":"table","fragment":"ratings_board.json","table_id":"23_1"},"via":"direct","unit":"V","category":"operating","parameter":"+3.3V as input (ST-LINK cut or SB2/SB12 OFF)"}],"output_current":[{"max":0.5,"src":{"page":23,"quote":"The current is limited by the maximum current capability of the regulator U4 (500 mA max).","method":"text","fragment":"ratings_board.json"},"via":"direct","orig":{"max":500,"unit":"mA"},"unit":"A","category":"operating","parameter":"+3.3V output (regulator U4)"}],"output_voltage":[{"src":{"page":27,"quote":"| SB2 (3.3 V) | ON | Output of voltage regulator LD39050PU33R is connected to 3.3V. |","method":"table","fragment":"ratings_board.json","table_id":"27_1"},"typ":3.3,"via":"direct","unit":"V","category":"operating","parameter":"+3.3V rail"}]},"entity_type":"pin"},{"id":"CN10-15","attrs":{"kind":"gpio","label":"PA7","number":15,"chip_pin":"PA7","position":"CN10-15","connector":"CN10","designator":"CN10-15","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA7","method":"chip_link"}},"chip_pin":{"pin":"PA7","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA7","category":"gpio"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"TIM1_CH1N","category":"timer"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"TIM3_CH2","category":"timer"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"TIM8_CH1N","category":"timer"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"SPI1_MOSI/I2S1_SD","category":"spi"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"TIM14_CH1","category":"timer"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"FMC_SDNWE","category":"memory"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN7","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA7","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA7","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA7","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA7","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-16","attrs":{"kind":"gpio","label":"PB12","number":16,"chip_pin":"PB12","position":"CN10-16","connector":"CN10","designator":"CN10-16","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB12","method":"chip_link"}},"chip_pin":{"pin":"PB12","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 15 | PA14(3) | +3.3V | 16 | 15 | PA7 | PB12 | 16 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB12","category":"gpio"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"TIM1_BKIN","category":"timer"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"I2C2_SMBA","category":"i2c"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"SPI2_NSS/I2S2_WS","category":"spi"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"SAI1_SCK_B","category":"audio"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"USART3_CK","category":"uart"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"CAN2_RX","category":"can"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"OTG_HS_ULPI_D5","category":"usb"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"OTG_HS_ID","category":"usb"},{"src":{"page":50,"quote":"| 33 | 51 | G4 | M11 | 73 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB12","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB12","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB12","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB12","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB12","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB12","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB12","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":14000,"min":7000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) |  | 7 | 10 | 14 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":10000,"via":"chip u5 PB12","orig":{"max":14,"min":7,"typ":10,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up (OTG ID pins)"}],"pull_down":[{"max":14000,"min":7000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) |  | 7 | 10 | 14 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":10000,"via":"chip u5 PB12","orig":{"max":14,"min":7,"typ":10,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down (OTG ID pins)"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB12","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB12","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB12","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB12","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB12","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-17","attrs":{"kind":"gpio","label":"PA15","number":17,"chip_pin":"PA15","position":"CN7-17","connector":"CN7","designator":"CN7-17","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA15","method":"chip_link"}},"chip_pin":{"pin":"PA15","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA15","category":"gpio"},{"src":{"page":53,"quote":"| 50 | 77 | B2 | A10 | 110 | PA15(JTDI) | I/O | FT | - | JTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA15","signal":"JTDI","category":"debug"},{"src":{"page":53,"quote":"| 50 | 77 | B2 | A10 | 110 | PA15(JTDI) | I/O | FT | - | JTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA15","signal":"TIM2_CH1/TIM2_ETR","category":"timer"},{"src":{"page":53,"quote":"| 50 | 77 | B2 | A10 | 110 | PA15(JTDI) | I/O | FT | - | JTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA15","signal":"HDMI_CEC","category":"cec"},{"src":{"page":53,"quote":"| 50 | 77 | B2 | A10 | 110 | PA15(JTDI) | I/O | FT | - | JTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA15","signal":"SPI1_NSS/I2S1_WS","category":"spi"},{"src":{"page":53,"quote":"| 50 | 77 | B2 | A10 | 110 | PA15(JTDI) | I/O | FT | - | JTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA15","signal":"SPI3_NSS/I2S3_WS","category":"spi"},{"src":{"page":53,"quote":"| 50 | 77 | B2 | A10 | 110 | PA15(JTDI) | I/O | FT | - | JTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA15","signal":"UART4_RTS","category":"uart"},{"src":{"page":53,"quote":"| 50 | 77 | B2 | A10 | 110 | PA15(JTDI) | I/O | FT | - | JTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA15","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA15","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA15","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA15","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA15","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA15","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA15","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA15","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA15","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA15","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA15","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA15","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA15","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA15","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-18","attrs":{"kind":"power_out","label":"+5V","number":18,"position":"CN7-18","connector":"CN7","designator":"CN7-18"},"sources":[{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{"output_voltage":[{"src":{"page":23,"quote":"When powered by USB, VIN, or E5V, the +5V (CN6 pin 5 or CN7 pin 18) can be used as an output power supply for an ARDUINO ® shield or an extension board.","method":"text","fragment":"ratings_board.json"},"typ":5,"via":"direct","unit":"V","category":"operating","parameter":"+5V rail"}]},"entity_type":"pin"},{"id":"CN10-17","attrs":{"kind":"gpio","label":"PB6","number":17,"chip_pin":"PB6","position":"CN10-17","connector":"CN10","designator":"CN10-17","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB6","method":"chip_link"}},"chip_pin":{"pin":"PB6","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB6","category":"gpio"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"TIM4_CH1","category":"timer"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"HDMI_CEC","category":"cec"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"I2C1_SCL","category":"i2c"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"USART1_TX","category":"uart"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"CAN2_TX","category":"can"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"QUADSPI_BK1_NCS","category":"qspi"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"FMC_SDNE1","category":"memory"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"DCMI_D5","category":"camera"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB6","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB6","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB6","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB6","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-18","attrs":{"kind":"nc","label":"-","number":18,"position":"CN10-18","connector":"CN10","designator":"CN10-18"},"sources":[{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 17 | PA15 | +5V | 18 | 17 | PB6 | - | 18 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN7-19","attrs":{"kind":"ground","label":"GND","number":19,"position":"CN7-19","connector":"CN7","designator":"CN7-19"},"sources":[{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN7-20","attrs":{"kind":"ground","label":"GND","number":20,"position":"CN7-20","connector":"CN7","designator":"CN7-20"},"sources":[{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN10-19","attrs":{"kind":"gpio","label":"PC7","number":19,"chip_pin":"PC7","position":"CN10-19","connector":"CN10","designator":"CN10-19","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC7","method":"chip_link"}},"chip_pin":{"pin":"PC7","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC7","category":"gpio"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"TIM3_CH2","category":"timer"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"TIM8_CH2","category":"timer"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"FMPI2C1_SDA","category":"i2c"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"SPI2_SCK/I2S2_CK","category":"spi"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"I2S3_MCK","category":"i2s"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"SPDIFRX_IN1","category":"audio"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"USART6_RX","category":"uart"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"SDIO_D7","category":"sdio"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"DCMI_D1","category":"camera"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC7","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC7","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC7","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC7","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-20","attrs":{"kind":"ground","label":"GND","number":20,"position":"CN10-20","connector":"CN10","designator":"CN10-20"},"sources":[{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 19 | GND | GND | 20 | 19 | PC7 | GND | 20 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN7-21","attrs":{"kind":"gpio","label":"PB7","number":21,"chip_pin":"PB7","position":"CN7-21","connector":"CN7","designator":"CN7-21","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB7","method":"chip_link"}},"chip_pin":{"pin":"PB7","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB7","category":"gpio"},{"src":{"page":56,"quote":"| 59 | 93 | B6 | D6 | 137 | PB7 | I/O | FT | - | TIM4_CH2, I2C1_SDA, USART1_RX, SPDIFRX_IN0, FMC_NL, DCMI_VSYNC, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB7","signal":"TIM4_CH2","category":"timer"},{"src":{"page":56,"quote":"| 59 | 93 | B6 | D6 | 137 | PB7 | I/O | FT | - | TIM4_CH2, I2C1_SDA, USART1_RX, SPDIFRX_IN0, FMC_NL, DCMI_VSYNC, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB7","signal":"I2C1_SDA","category":"i2c"},{"src":{"page":56,"quote":"| 59 | 93 | B6 | D6 | 137 | PB7 | I/O | FT | - | TIM4_CH2, I2C1_SDA, USART1_RX, SPDIFRX_IN0, FMC_NL, DCMI_VSYNC, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB7","signal":"USART1_RX","category":"uart"},{"src":{"page":56,"quote":"| 59 | 93 | B6 | D6 | 137 | PB7 | I/O | FT | - | TIM4_CH2, I2C1_SDA, USART1_RX, SPDIFRX_IN0, FMC_NL, DCMI_VSYNC, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB7","signal":"SPDIFRX_IN0","category":"audio"},{"src":{"page":56,"quote":"| 59 | 93 | B6 | D6 | 137 | PB7 | I/O | FT | - | TIM4_CH2, I2C1_SDA, USART1_RX, SPDIFRX_IN0, FMC_NL, DCMI_VSYNC, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB7","signal":"FMC_NL","category":"memory"},{"src":{"page":56,"quote":"| 59 | 93 | B6 | D6 | 137 | PB7 | I/O | FT | - | TIM4_CH2, I2C1_SDA, USART1_RX, SPDIFRX_IN0, FMC_NL, DCMI_VSYNC, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB7","signal":"DCMI_VSYNC","category":"camera"},{"src":{"page":56,"quote":"| 59 | 93 | B6 | D6 | 137 | PB7 | I/O | FT | - | TIM4_CH2, I2C1_SDA, USART1_RX, SPDIFRX_IN0, FMC_NL, DCMI_VSYNC, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB7","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB7","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB7","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB7","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB7","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB7","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB7","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB7","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB7","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB7","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-22","attrs":{"kind":"ground","label":"GND","number":22,"position":"CN7-22","connector":"CN7","designator":"CN7-22"},"sources":[{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN10-21","attrs":{"kind":"gpio","label":"PA9","number":21,"chip_pin":"PA9","position":"CN10-21","connector":"CN10","designator":"CN10-21","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA9","method":"chip_link"}},"chip_pin":{"pin":"PA9","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA9","category":"gpio"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"TIM1_CH2","category":"timer"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"I2C3_SMBA","category":"i2c"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"SPI2_SCK/I2S2_CK","category":"spi"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"SAI1_SD_B","category":"audio"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"USART1_TX","category":"uart"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"DCMI_D0","category":"camera"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"EVENTOUT","category":"event"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","note":"additional function (peripheral-register enabled)","signal":"OTG_FS_VBUS","category":"usb"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA9","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA9","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA9","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA9","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-22","attrs":{"kind":"gpio","label":"PB2","number":22,"chip_pin":"PB2","position":"CN10-22","connector":"CN10","designator":"CN10-22","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB2","method":"chip_link"}},"chip_pin":{"pin":"PB2","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 21 | PB7 | GND | 22 | 21 | PA9 | PB2 | 22 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB2","category":"gpio"},{"src":{"page":49,"quote":"| 28 | 37 | J6 | J5 | 48 | PB2-BOOT1 (PB2) | I/O | FT | - | TIM2_CH4, SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, OTG_HS_ULPI_D4, SDIO_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB2","signal":"TIM2_CH4","category":"timer"},{"src":{"page":49,"quote":"| 28 | 37 | J6 | J5 | 48 | PB2-BOOT1 (PB2) | I/O | FT | - | TIM2_CH4, SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, OTG_HS_ULPI_D4, SDIO_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB2","signal":"SAI1_SD_A","category":"audio"},{"src":{"page":49,"quote":"| 28 | 37 | J6 | J5 | 48 | PB2-BOOT1 (PB2) | I/O | FT | - | TIM2_CH4, SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, OTG_HS_ULPI_D4, SDIO_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB2","signal":"SPI3_MOSI/I2S3_SD","category":"spi"},{"src":{"page":49,"quote":"| 28 | 37 | J6 | J5 | 48 | PB2-BOOT1 (PB2) | I/O | FT | - | TIM2_CH4, SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, OTG_HS_ULPI_D4, SDIO_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB2","signal":"QUADSPI_CLK","category":"qspi"},{"src":{"page":49,"quote":"| 28 | 37 | J6 | J5 | 48 | PB2-BOOT1 (PB2) | I/O | FT | - | TIM2_CH4, SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, OTG_HS_ULPI_D4, SDIO_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB2","signal":"OTG_HS_ULPI_D4","category":"usb"},{"src":{"page":49,"quote":"| 28 | 37 | J6 | J5 | 48 | PB2-BOOT1 (PB2) | I/O | FT | - | TIM2_CH4, SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, OTG_HS_ULPI_D4, SDIO_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB2","signal":"SDIO_CK","category":"sdio"},{"src":{"page":49,"quote":"| 28 | 37 | J6 | J5 | 48 | PB2-BOOT1 (PB2) | I/O | FT | - | TIM2_CH4, SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, OTG_HS_ULPI_D4, SDIO_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB2","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB2","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB2","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB2","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB2","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB2","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB2","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB2","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB2","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB2","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-23","attrs":{"kind":"gpio","note":"USER button B1 (SB17 ON)","label":"PC13","number":23,"chip_pin":"PC13","position":"CN7-23","connector":"CN7","designator":"CN7-23","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC13","method":"chip_link"}},"chip_pin":{"pin":"PC13","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC13","category":"gpio"},{"src":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"B1 USER button","category":"button"},{"src":{"page":46,"quote":"| 2 | 7 | C8 | A1 | 7 | PC13 | I/O | FT | - | EVENTOUT | TAMP_1/WKUP1 |","method":"table","fragment":"functions_af.json","table_id":"46_1"},"via":"chip u5 PC13","signal":"EVENTOUT","category":"event"},{"src":{"page":46,"quote":"| 2 | 7 | C8 | A1 | 7 | PC13 | I/O | FT | - | EVENTOUT | TAMP_1/WKUP1 |","method":"table","fragment":"functions_af.json","table_id":"46_1"},"via":"chip u5 PC13","note":"additional function (peripheral-register enabled)","signal":"TAMP_1/WKUP1","category":"rtc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC13","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC13","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC13","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC13","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC13","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC13","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC13","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC13","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC13","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC13","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC13","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC13","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC13","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-24","attrs":{"kind":"power_in","label":"VIN","number":24,"position":"CN7-24","connector":"CN7","designator":"CN7-24"},"sources":[{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{"input_current":[{"max":0.8,"src":{"page":22,"quote":"| VIN | CN6 pin 8 CN7 pin 24 | 7 V to 12 V | 800 mA | From 7 V to 12 V only and input current capability is linked to input voltage: 800 mA input current when Vin = 7 V 450 mA input current when 7 V < Vin <= 9 V 250 mA input current when 9 V < Vin <= 12 V |","method":"table","fragment":"ratings_board.json","table_id":"22_1"},"via":"direct","orig":{"max":800,"unit":"mA"},"unit":"A","category":"operating","parameter":"VIN input current (at 7 V; 450 mA ≤9 V; 250 mA ≤12 V)"}],"input_voltage":[{"max":12,"min":7,"src":{"page":22,"quote":"| VIN | CN6 pin 8 CN7 pin 24 | 7 V to 12 V | 800 mA | From 7 V to 12 V only and input current capability is linked to input voltage: 800 mA input current when Vin = 7 V 450 mA input current when 7 V < Vin <= 9 V 250 mA input current when 9 V < Vin <= 12 V |","method":"table","fragment":"ratings_board.json","table_id":"22_1"},"via":"direct","unit":"V","category":"operating","parameter":"VIN"}]},"entity_type":"pin"},{"id":"CN10-23","attrs":{"kind":"gpio","label":"PA8","number":23,"chip_pin":"PA8","position":"CN10-23","connector":"CN10","designator":"CN10-23","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA8","method":"chip_link"}},"chip_pin":{"pin":"PA8","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA8","category":"gpio"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"MCO1","category":"clock"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"TIM1_CH1","category":"timer"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"I2C3_SCL","category":"i2c"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"USART1_CK","category":"uart"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"OTG_FS_SOF","category":"usb"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA8","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA8","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA8","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA8","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-24","attrs":{"kind":"gpio","label":"PB1","number":24,"chip_pin":"PB1","position":"CN10-24","connector":"CN10","designator":"CN10-24","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB1","method":"chip_link"}},"chip_pin":{"pin":"PB1","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 23 | PC13 | VIN | 24 | 23 | PA8 | PB1 | 24 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB1","category":"gpio"},{"src":{"page":49,"quote":"| 27 | 36 | H6 | M4 | 47 | PB1 | I/O | FT | - | TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, SDIO_D2, EVENTOUT | ADC12_IN9 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB1","signal":"TIM1_CH3N","category":"timer"},{"src":{"page":49,"quote":"| 27 | 36 | H6 | M4 | 47 | PB1 | I/O | FT | - | TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, SDIO_D2, EVENTOUT | ADC12_IN9 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB1","signal":"TIM3_CH4","category":"timer"},{"src":{"page":49,"quote":"| 27 | 36 | H6 | M4 | 47 | PB1 | I/O | FT | - | TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, SDIO_D2, EVENTOUT | ADC12_IN9 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB1","signal":"TIM8_CH3N","category":"timer"},{"src":{"page":49,"quote":"| 27 | 36 | H6 | M4 | 47 | PB1 | I/O | FT | - | TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, SDIO_D2, EVENTOUT | ADC12_IN9 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB1","signal":"OTG_HS_ULPI_D2","category":"usb"},{"src":{"page":49,"quote":"| 27 | 36 | H6 | M4 | 47 | PB1 | I/O | FT | - | TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, SDIO_D2, EVENTOUT | ADC12_IN9 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB1","signal":"SDIO_D2","category":"sdio"},{"src":{"page":49,"quote":"| 27 | 36 | H6 | M4 | 47 | PB1 | I/O | FT | - | TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, SDIO_D2, EVENTOUT | ADC12_IN9 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB1","signal":"EVENTOUT","category":"event"},{"src":{"page":49,"quote":"| 27 | 36 | H6 | M4 | 47 | PB1 | I/O | FT | - | TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, SDIO_D2, EVENTOUT | ADC12_IN9 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB1","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN9","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB1","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB1","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB1","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB1","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB1","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB1","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB1","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB1","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB1","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-25","attrs":{"kind":"gpio","note":"LSE 32.768 kHz crystal X2 on MB1136 C-02+; reaches CN7 only with SB48/SB49 ON","label":"PC14","number":25,"chip_pin":"PC14","position":"CN7-25","connector":"CN7","designator":"CN7-25","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC14","method":"chip_link"}},"chip_pin":{"pin":"PC14","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC14","category":"gpio"},{"src":{"page":46,"quote":"| 3 | 8 | C9 | B1 | 8 | PC14- OSC32_IN(PC14) | I/O | FT | - | EVENTOUT | OSC32_IN |","method":"table","fragment":"functions_af.json","table_id":"46_1"},"via":"chip u5 PC14","signal":"EVENTOUT","category":"event"},{"src":{"page":46,"quote":"| 3 | 8 | C9 | B1 | 8 | PC14- OSC32_IN(PC14) | I/O | FT | - | EVENTOUT | OSC32_IN |","method":"table","fragment":"functions_af.json","table_id":"46_1"},"via":"chip u5 PC14","note":"additional function (peripheral-register enabled)","signal":"OSC32_IN","category":"clock"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC14","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC14","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC14","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC14","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC14","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC14","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC14","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC14","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC14","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC14","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC14","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC14","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC14","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-26","attrs":{"kind":"nc","label":"-","number":26,"position":"CN7-26","connector":"CN7","designator":"CN7-26"},"sources":[{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN10-25","attrs":{"kind":"gpio","label":"PB10","number":25,"chip_pin":"PB10","position":"CN10-25","connector":"CN10","designator":"CN10-25","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB10","method":"chip_link"}},"chip_pin":{"pin":"PB10","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB10","category":"gpio"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"TIM2_CH3","category":"timer"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"I2C2_SCL","category":"i2c"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"SPI2_SCK/I2S2_CK","category":"spi"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"SAI1_SCK_A","category":"audio"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"USART3_TX","category":"uart"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"OTG_HS_ULPI_D3","category":"usb"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB10","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB10","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB10","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB10","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB10","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB10","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-26","attrs":{"kind":"gpio","label":"PB15","number":26,"chip_pin":"PB15","position":"CN10-26","connector":"CN10","designator":"CN10-26","power_domain":"VDDUSB"},"sources":[{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB15","method":"chip_link"}},"chip_pin":{"pin":"PB15","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 25 | PC14 | - | 26 | 25 | PB10 | PB15 | 26 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB15","category":"gpio"},{"src":{"page":51,"quote":"| 36 | 54 | G3 | L12 | 76 | PB15(1) | I/O | FT | - | RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB15","signal":"RTC_REFIN","category":"rtc"},{"src":{"page":51,"quote":"| 36 | 54 | G3 | L12 | 76 | PB15(1) | I/O | FT | - | RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB15","signal":"TIM1_CH3N","category":"timer"},{"src":{"page":51,"quote":"| 36 | 54 | G3 | L12 | 76 | PB15(1) | I/O | FT | - | RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB15","signal":"TIM8_CH3N","category":"timer"},{"src":{"page":51,"quote":"| 36 | 54 | G3 | L12 | 76 | PB15(1) | I/O | FT | - | RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB15","signal":"SPI2_MOSI/I2S2_SD","category":"spi"},{"src":{"page":51,"quote":"| 36 | 54 | G3 | L12 | 76 | PB15(1) | I/O | FT | - | RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB15","signal":"TIM12_CH2","category":"timer"},{"src":{"page":51,"quote":"| 36 | 54 | G3 | L12 | 76 | PB15(1) | I/O | FT | - | RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB15","signal":"OTG_HS_DP","category":"usb"},{"src":{"page":51,"quote":"| 36 | 54 | G3 | L12 | 76 | PB15(1) | I/O | FT | - | RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB15","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB15","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB15","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB15","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB15","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB15","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB15","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB15","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB15","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB15","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB15","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB15","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB15","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB15","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-27","attrs":{"kind":"gpio","note":"LSE 32.768 kHz crystal X2 on MB1136 C-02+; reaches CN7 only with SB48/SB49 ON","label":"PC15","number":27,"chip_pin":"PC15","position":"CN7-27","connector":"CN7","designator":"CN7-27","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC15","method":"chip_link"}},"chip_pin":{"pin":"PC15","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC15","category":"gpio"},{"src":{"page":46,"quote":"| 4 | 9 | D9 | C1 | 9 | PC15- OSC32_OUT(PC15) | I/O | FT | - | EVENTOUT | OSC32_OUT |","method":"table","fragment":"functions_af.json","table_id":"46_1"},"via":"chip u5 PC15","signal":"EVENTOUT","category":"event"},{"src":{"page":46,"quote":"| 4 | 9 | D9 | C1 | 9 | PC15- OSC32_OUT(PC15) | I/O | FT | - | EVENTOUT | OSC32_OUT |","method":"table","fragment":"functions_af.json","table_id":"46_1"},"via":"chip u5 PC15","note":"additional function (peripheral-register enabled)","signal":"OSC32_OUT","category":"clock"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC15","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC15","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC15","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC15","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC15","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC15","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC15","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC15","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC15","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC15","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC15","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC15","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC15","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-28","attrs":{"kind":"gpio","label":"PA0","number":28,"chip_pin":"PA0","position":"CN7-28","connector":"CN7","designator":"CN7-28","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA0","method":"chip_link"}},"chip_pin":{"pin":"PA0","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA0","category":"gpio"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"TIM2_CH1/TIM2_ETR","category":"timer"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"TIM5_CH1","category":"timer"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"TIM8_ETR","category":"timer"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"USART2_CTS","category":"uart"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"UART4_TX","category":"uart"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN0","category":"adc"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","note":"additional function (peripheral-register enabled)","signal":"WKUP0/TAMP_2","category":"wakeup"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA0","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA0","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA0","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA0","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-27","attrs":{"kind":"gpio","label":"PB4","number":27,"chip_pin":"PB4","position":"CN10-27","connector":"CN10","designator":"CN10-27","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB4","method":"chip_link"}},"chip_pin":{"pin":"PB4","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB4","category":"gpio"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"NJTRST","category":"debug"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"TIM3_CH1","category":"timer"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"I2C3_SDA","category":"i2c"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"SPI1_MISO","category":"spi"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"SPI3_MISO","category":"spi"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"SPI2_NSS/I2S2_WS","category":"spi"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB4","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB4","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB4","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB4","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-28","attrs":{"kind":"gpio","label":"PB14","number":28,"chip_pin":"PB14","position":"CN10-28","connector":"CN10","designator":"CN10-28","power_domain":"VDDUSB"},"sources":[{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB14","method":"chip_link"}},"chip_pin":{"pin":"PB14","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 27 | PC15 | PA0 | 28 | 27 | PB4 | PB14 | 28 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB14","category":"gpio"},{"src":{"page":51,"quote":"| 35 | 53 | J1 | L11 | 75 | PB14(1) | I/O | FT | - | TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB14","signal":"TIM1_CH2N","category":"timer"},{"src":{"page":51,"quote":"| 35 | 53 | J1 | L11 | 75 | PB14(1) | I/O | FT | - | TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB14","signal":"TIM8_CH2N","category":"timer"},{"src":{"page":51,"quote":"| 35 | 53 | J1 | L11 | 75 | PB14(1) | I/O | FT | - | TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB14","signal":"SPI2_MISO","category":"spi"},{"src":{"page":51,"quote":"| 35 | 53 | J1 | L11 | 75 | PB14(1) | I/O | FT | - | TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB14","signal":"USART3_RTS","category":"uart"},{"src":{"page":51,"quote":"| 35 | 53 | J1 | L11 | 75 | PB14(1) | I/O | FT | - | TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB14","signal":"TIM12_CH1","category":"timer"},{"src":{"page":51,"quote":"| 35 | 53 | J1 | L11 | 75 | PB14(1) | I/O | FT | - | TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB14","signal":"OTG_HS_DM","category":"usb"},{"src":{"page":51,"quote":"| 35 | 53 | J1 | L11 | 75 | PB14(1) | I/O | FT | - | TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB14","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB14","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB14","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB14","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB14","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB14","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB14","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB14","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB14","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB14","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB14","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB14","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB14","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB14","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-29","attrs":{"kind":"gpio","note":"HSE OSC_IN: 8 MHz MCO from ST-LINK on MB1136 C-02+ (SB16/SB50)","label":"PH0","number":29,"chip_pin":"PH0","position":"CN7-29","connector":"CN7","designator":"CN7-29","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PH0","method":"chip_link"}},"chip_pin":{"pin":"PH0","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PH0","category":"gpio"},{"src":{"page":46,"quote":"| 5 | 12 | E9 | D1 | 23 | PH0-OSC_IN(PH0) | I/O | FT | - | EVENTOUT | OSC_IN |","method":"table","fragment":"functions_af.json","table_id":"46_1"},"via":"chip u5 PH0","signal":"EVENTOUT","category":"event"},{"src":{"page":46,"quote":"| 5 | 12 | E9 | D1 | 23 | PH0-OSC_IN(PH0) | I/O | FT | - | EVENTOUT | OSC_IN |","method":"table","fragment":"functions_af.json","table_id":"46_1"},"via":"chip u5 PH0","note":"additional function (peripheral-register enabled)","signal":"OSC_IN","category":"clock"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PH0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PH0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PH0","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PH0","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PH0","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PH0","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PH0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PH0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PH0","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PH0","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PH0","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PH0","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PH0","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-30","attrs":{"kind":"gpio","label":"PA1","number":30,"chip_pin":"PA1","position":"CN7-30","connector":"CN7","designator":"CN7-30","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA1","method":"chip_link"}},"chip_pin":{"pin":"PA1","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA1","category":"gpio"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"TIM2_CH2","category":"timer"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"TIM5_CH2","category":"timer"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"USART2_RTS","category":"uart"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"UART4_RX","category":"uart"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"QUADSPI_BK1_IO3","category":"qspi"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"SAI2_MCLK_B","category":"audio"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN1","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA1","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA1","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA1","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA1","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-29","attrs":{"kind":"gpio","label":"PB5","number":29,"chip_pin":"PB5","position":"CN10-29","connector":"CN10","designator":"CN10-29","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB5","method":"chip_link"}},"chip_pin":{"pin":"PB5","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB5","category":"gpio"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"TIM3_CH2","category":"timer"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"I2C1_SMBA","category":"i2c"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"SPI1_MOSI/I2S1_SD","category":"spi"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"SPI3_MOSI/I2S3_SD","category":"spi"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"CAN2_RX","category":"can"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"OTG_HS_ULPI_D7","category":"usb"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"FMC_SDCKE1","category":"memory"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"DCMI_D10","category":"camera"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB5","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB5","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB5","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB5","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-30","attrs":{"kind":"gpio","label":"PB13","number":30,"chip_pin":"PB13","position":"CN10-30","connector":"CN10","designator":"CN10-30","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB13","method":"chip_link"}},"chip_pin":{"pin":"PB13","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 29 | PH0 | PA1 | 30 | 29 | PB5 | PB13 | 30 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB13","category":"gpio"},{"src":{"page":51,"quote":"| 34 | 52 | H2 | M12 | 74 | PB13 | I/O | FT | - | TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, EVENTOUT | OTG_HS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB13","signal":"TIM1_CH1N","category":"timer"},{"src":{"page":51,"quote":"| 34 | 52 | H2 | M12 | 74 | PB13 | I/O | FT | - | TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, EVENTOUT | OTG_HS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB13","signal":"SPI2_SCK/I2S2_CK","category":"spi"},{"src":{"page":51,"quote":"| 34 | 52 | H2 | M12 | 74 | PB13 | I/O | FT | - | TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, EVENTOUT | OTG_HS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB13","signal":"USART3_CTS","category":"uart"},{"src":{"page":51,"quote":"| 34 | 52 | H2 | M12 | 74 | PB13 | I/O | FT | - | TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, EVENTOUT | OTG_HS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB13","signal":"CAN2_TX","category":"can"},{"src":{"page":51,"quote":"| 34 | 52 | H2 | M12 | 74 | PB13 | I/O | FT | - | TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, EVENTOUT | OTG_HS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB13","signal":"OTG_HS_ULPI_D6","category":"usb"},{"src":{"page":51,"quote":"| 34 | 52 | H2 | M12 | 74 | PB13 | I/O | FT | - | TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, EVENTOUT | OTG_HS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB13","signal":"EVENTOUT","category":"event"},{"src":{"page":51,"quote":"| 34 | 52 | H2 | M12 | 74 | PB13 | I/O | FT | - | TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, EVENTOUT | OTG_HS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"51_1"},"via":"chip u5 PB13","note":"additional function (peripheral-register enabled)","signal":"OTG_HS_VBUS","category":"usb"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB13","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB13","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB13","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB13","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB13","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB13","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB13","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB13","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB13","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB13","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB13","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB13","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB13","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-31","attrs":{"kind":"gpio","note":"HSE OSC_OUT","label":"PH1","number":31,"chip_pin":"PH1","position":"CN7-31","connector":"CN7","designator":"CN7-31","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PH1","method":"chip_link"}},"chip_pin":{"pin":"PH1","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PH1","category":"gpio"},{"src":{"page":47,"quote":"| 6 | 13 | F9 | E1 | 24 | PH1- OSC_OUT(PH1) | I/O | FT | - | EVENTOUT | OSC_OUT |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PH1","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 6 | 13 | F9 | E1 | 24 | PH1- OSC_OUT(PH1) | I/O | FT | - | EVENTOUT | OSC_OUT |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PH1","note":"additional function (peripheral-register enabled)","signal":"OSC_OUT","category":"clock"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PH1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PH1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PH1","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PH1","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PH1","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PH1","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PH1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PH1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PH1","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PH1","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PH1","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PH1","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PH1","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-32","attrs":{"kind":"gpio","label":"PA4","number":32,"chip_pin":"PA4","position":"CN7-32","connector":"CN7","designator":"CN7-32","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA4","method":"chip_link"}},"chip_pin":{"pin":"PA4","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA4","category":"gpio"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"SPI1_NSS/I2S1_WS","category":"spi"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"SPI3_NSS/I2S3_WS","category":"spi"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"USART2_CK","category":"uart"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"OTG_HS_SOF","category":"usb"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"DCMI_HSYNC","category":"camera"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN4","category":"adc"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","note":"additional function (peripheral-register enabled)","signal":"DAC_OUT1","category":"dac"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA4","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":3.6,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"|  | Input voltage on TTa pins | - | –0.3 | - | VDDA+0.3 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA4","unit":"V","category":"absolute_max","parameter":"Input voltage TTa","conditions":"VDDA=3.3 V; VDDA+0.3"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA4","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"|  | TTa | 3.3 V tolerant I/O directly connected to ADC |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA4","value":false,"category":"absolute_max","parameter":"5 V tolerant (TTa)"}]},"entity_type":"pin"},{"id":"CN10-31","attrs":{"kind":"gpio","note":"SWO to CN4 via SB15","label":"PB3","number":31,"chip_pin":"PB3","position":"CN10-31","connector":"CN10","designator":"CN10-31","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB3","method":"chip_link"}},"chip_pin":{"pin":"PB3","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB3","category":"gpio"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"JTDO/TRACESWO","category":"debug"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"TIM2_CH2","category":"timer"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"I2C2_SDA","category":"i2c"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"SPI1_SCK/I2S1_CK","category":"spi"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"SPI3_SCK/I2S3_CK","category":"spi"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB3","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB3","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB3","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB3","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-32","attrs":{"kind":"ground","label":"AGND","number":32,"position":"CN10-32","connector":"CN10","designator":"CN10-32"},"sources":[{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 31 | PH1 | PA4 | 32 | 31 | PB3 | AGND | 32 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN7-33","attrs":{"kind":"power_in","note":"tied to VDD by SB45 (ON) by default","label":"VBAT","number":33,"chip_pin":"VBAT","position":"CN7-33","connector":"CN7","designator":"CN7-33"},"sources":[{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"chip_pin":{"pin":"VBAT","method":"rule","chip_id":"u5"},"functions":[],"electrical":{"input_voltage":[{"max":3.6,"min":1.65,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VBAT | Backup operating voltage | - | 1.65 | - | 3.6 |  |","method":"table","fragment":"ratings_part.json","table_id":"76_1"},"via":"chip u5 VBAT","unit":"V","category":"operating","parameter":"VBAT"}]},"entity_type":"pin"},{"id":"CN7-34","attrs":{"kind":"gpio","label":"PB0","number":34,"chip_pin":"PB0","position":"CN7-34","connector":"CN7","designator":"CN7-34","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PB0","method":"chip_link"}},"chip_pin":{"pin":"PB0","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PB0","category":"gpio"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"TIM1_CH2N","category":"timer"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"TIM3_CH3","category":"timer"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"TIM8_CH2N","category":"timer"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"SPI3_MOSI/I2S3_SD","category":"spi"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"UART4_CTS","category":"uart"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"OTG_HS_ULPI_D1","category":"usb"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"SDIO_D1","category":"sdio"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"EVENTOUT","category":"event"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN8","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB0","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB0","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB0","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB0","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-33","attrs":{"kind":"gpio","label":"PA10","number":33,"chip_pin":"PA10","position":"CN10-33","connector":"CN10","designator":"CN10-33","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA10","method":"chip_link"}},"chip_pin":{"pin":"PA10","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA10","category":"gpio"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"TIM1_CH3","category":"timer"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"USART1_RX","category":"uart"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"OTG_FS_ID","category":"usb"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"DCMI_D1","category":"camera"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":14000,"min":7000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) |  | 7 | 10 | 14 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":10000,"via":"chip u5 PA10","orig":{"max":14,"min":7,"typ":10,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up (OTG ID pins)"}],"pull_down":[{"max":14000,"min":7000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) |  | 7 | 10 | 14 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":10000,"via":"chip u5 PA10","orig":{"max":14,"min":7,"typ":10,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down (OTG ID pins)"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA10","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA10","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA10","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA10","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-34","attrs":{"kind":"gpio","label":"PC4","number":34,"chip_pin":"PC4","position":"CN10-34","connector":"CN10","designator":"CN10-34","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC4","method":"chip_link"}},"chip_pin":{"pin":"PC4","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 33 | VBAT | PB0 | 34 | 33 | PA10 | PC4 | 34 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC4","category":"gpio"},{"src":{"page":48,"quote":"| 24 | 33 | J7 | J4 | 44 | PC4 | I/O | FT | - | I2S1_MCK, SPDIFRX_IN2, FMC_SDNE0, EVENTOUT | ADC12_IN14 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC4","signal":"I2S1_MCK","category":"i2s"},{"src":{"page":48,"quote":"| 24 | 33 | J7 | J4 | 44 | PC4 | I/O | FT | - | I2S1_MCK, SPDIFRX_IN2, FMC_SDNE0, EVENTOUT | ADC12_IN14 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC4","signal":"SPDIFRX_IN2","category":"audio"},{"src":{"page":48,"quote":"| 24 | 33 | J7 | J4 | 44 | PC4 | I/O | FT | - | I2S1_MCK, SPDIFRX_IN2, FMC_SDNE0, EVENTOUT | ADC12_IN14 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC4","signal":"FMC_SDNE0","category":"memory"},{"src":{"page":48,"quote":"| 24 | 33 | J7 | J4 | 44 | PC4 | I/O | FT | - | I2S1_MCK, SPDIFRX_IN2, FMC_SDNE0, EVENTOUT | ADC12_IN14 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC4","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 24 | 33 | J7 | J4 | 44 | PC4 | I/O | FT | - | I2S1_MCK, SPDIFRX_IN2, FMC_SDNE0, EVENTOUT | ADC12_IN14 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PC4","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN14","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC4","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC4","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC4","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC4","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC4","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC4","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC4","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC4","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC4","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-35","attrs":{"kind":"gpio","label":"PC2","number":35,"chip_pin":"PC2","position":"CN7-35","connector":"CN7","designator":"CN7-35","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC2","method":"chip_link"}},"chip_pin":{"pin":"PC2","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC2","category":"gpio"},{"src":{"page":47,"quote":"| 10 | 17 | E8 | H3 | 28 | PC2 | I/O | FT | - | SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT | ADC123_IN12 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC2","signal":"SPI2_MISO","category":"spi"},{"src":{"page":47,"quote":"| 10 | 17 | E8 | H3 | 28 | PC2 | I/O | FT | - | SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT | ADC123_IN12 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC2","signal":"OTG_HS_ULPI_DIR","category":"usb"},{"src":{"page":47,"quote":"| 10 | 17 | E8 | H3 | 28 | PC2 | I/O | FT | - | SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT | ADC123_IN12 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC2","signal":"FMC_SDNE0","category":"memory"},{"src":{"page":47,"quote":"| 10 | 17 | E8 | H3 | 28 | PC2 | I/O | FT | - | SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT | ADC123_IN12 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC2","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 10 | 17 | E8 | H3 | 28 | PC2 | I/O | FT | - | SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT | ADC123_IN12 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC2","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN12","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC2","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC2","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC2","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC2","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC2","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC2","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC2","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC2","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC2","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-36","attrs":{"kind":"gpio","note":"PC1 by default (SB56/SB51 ON); PB9 (I2C1) when SB46/SB52 ON","label":"PC1","number":36,"chip_pin":"PC1","position":"CN7-36","connector":"CN7","designator":"CN7-36","alt_chip_pin":"PB9","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"alt_chip_pin":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC1","method":"chip_link"}},"chip_pin":{"pin":"PC1","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC1","category":"gpio"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","signal":"SPI3_MOSI/I2S3_SD","category":"spi"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","signal":"SAI1_SD_A","category":"audio"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","signal":"SPI2_MOSI/I2S2_SD","category":"spi"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN11","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC1","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC1","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC1","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC1","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-35","attrs":{"kind":"gpio","note":"default: USART2_TX to ST-LINK virtual COM port (SB13/SB14 ON); SB62/SB63 ON (SB13/14 OFF) to route to D1","label":"PA2","number":35,"chip_pin":"PA2","position":"CN10-35","connector":"CN10","designator":"CN10-35","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA2","method":"chip_link"}},"chip_pin":{"pin":"PA2","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA2","category":"gpio"},{"src":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"ST-LINK VCP USART2_TX (default)","category":"uart"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"TIM2_CH3","category":"timer"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"TIM5_CH3","category":"timer"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"TIM9_CH1","category":"timer"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"USART2_TX","category":"uart"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"SAI2_SCK_B","category":"audio"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN2","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA2","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA2","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA2","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA2","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-36","attrs":{"kind":"nc","label":"-","number":36,"position":"CN10-36","connector":"CN10","designator":"CN10-36"},"sources":[{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 35 | PC2 | PC1 or PB9(4) | 36 | 35 | PA2 | - | 36 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN7-37","attrs":{"kind":"gpio","label":"PC3","number":37,"chip_pin":"PC3","position":"CN7-37","connector":"CN7","designator":"CN7-37","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC3","method":"chip_link"}},"chip_pin":{"pin":"PC3","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC3","category":"gpio"},{"src":{"page":47,"quote":"| 11 | 18 | F8 | H4 | 29 | PC3 | I/O | FT | - | SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT | ADC123_IN13 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC3","signal":"SPI2_MOSI/I2S2_SD","category":"spi"},{"src":{"page":47,"quote":"| 11 | 18 | F8 | H4 | 29 | PC3 | I/O | FT | - | SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT | ADC123_IN13 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC3","signal":"OTG_HS_ULPI_NXT","category":"usb"},{"src":{"page":47,"quote":"| 11 | 18 | F8 | H4 | 29 | PC3 | I/O | FT | - | SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT | ADC123_IN13 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC3","signal":"FMC_SDCKE0","category":"memory"},{"src":{"page":47,"quote":"| 11 | 18 | F8 | H4 | 29 | PC3 | I/O | FT | - | SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT | ADC123_IN13 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC3","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 11 | 18 | F8 | H4 | 29 | PC3 | I/O | FT | - | SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT | ADC123_IN13 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC3","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN13","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC3","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC3","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC3","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC3","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC3","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC3","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC3","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC3","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC3","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN7-38","attrs":{"kind":"gpio","note":"PC0 by default (SB56/SB51 ON); PB8 (I2C1) when SB46/SB52 ON","label":"PC0","number":38,"chip_pin":"PC0","position":"CN7-38","connector":"CN7","designator":"CN7-38","alt_chip_pin":"PB8","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"alt_chip_pin":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PC0","method":"chip_link"}},"chip_pin":{"pin":"PC0","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PC0","category":"gpio"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","signal":"SAI1_MCLK_B","category":"audio"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","signal":"OTG_HS_ULPI_STP","category":"usb"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","signal":"FMC_SDNWE","category":"memory"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN10","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC0","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC0","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC0","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC0","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-37","attrs":{"kind":"gpio","note":"default: USART2_RX from ST-LINK virtual COM port (SB13/SB14 ON); SB62/SB63 ON to route to D0","label":"PA3","number":37,"chip_pin":"PA3","position":"CN10-37","connector":"CN10","designator":"CN10-37","power_domain":"VDD"},"sources":[{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"note":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"chip_pin":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"power_domain":{"via":"chip u5 PA3","method":"chip_link"}},"chip_pin":{"pin":"PA3","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"PA3","category":"gpio"},{"src":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"functions_morpho.json","table_id":"59_1"},"signal":"ST-LINK VCP USART2_RX (default)","category":"uart"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"TIM2_CH4","category":"timer"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"TIM5_CH4","category":"timer"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"TIM9_CH2","category":"timer"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"SAI1_FS_A","category":"audio"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"USART2_RX","category":"uart"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"OTG_HS_ULPI_D0","category":"usb"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN3","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA3","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA3","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA3","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA3","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN10-38","attrs":{"kind":"nc","label":"-","number":38,"position":"CN10-38","connector":"CN10","designator":"CN10-38"},"sources":[{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}],"attr_src":{"kind":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"label":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"number":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"position":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"connector":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"},"designator":{"page":59,"quote":"| 37 | PC3 | PC0 or PB8(4) | 38 | 37 | PA3 | - | 38 |","method":"table","fragment":"entities_morpho.json","table_id":"59_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN6-1","attrs":{"kind":"nc","label":"NC","number":1,"position":"CN6-1","connector":"CN6","designator":"CN6-1","arduino_label":"NC"},"sources":[{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"arduino_label":{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"functions":[{"src":{"page":48,"quote":"| CN6 power | 1 | NC | - | - |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"NC","category":"arduino"}],"electrical":{},"entity_type":"pin"},{"id":"CN6-2","attrs":{"kind":"power_out","label":"IOREF","number":2,"position":"CN6-2","connector":"CN6","designator":"CN6-2","arduino_label":"IOREF"},"sources":[{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"arduino_label":{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"functions":[{"src":{"page":48,"quote":"|  | 2 | IOREF | - | 3.3V Ref |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"IOREF","category":"arduino"}],"electrical":{"output_voltage":[{"src":{"page":27,"quote":"| SB2 (3.3 V) | ON | Output of voltage regulator LD39050PU33R is connected to 3.3V. |","method":"table","fragment":"ratings_board.json","table_id":"27_1"},"typ":3.3,"via":"direct","unit":"V","category":"operating","parameter":"+3.3V rail"}]},"entity_type":"pin"},{"id":"CN6-3","attrs":{"kind":"control","label":"NRST","number":3,"chip_pin":"NRST","position":"CN6-3","connector":"CN6","designator":"CN6-3","arduino_label":"RESET"},"sources":[{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"arduino_label":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"NRST","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"RESET","category":"arduino"},{"src":{"page":48,"quote":"|  | 3 | RESET | NRST | RESET |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"RESET (B2 button, ST-LINK)","category":"control"},{"src":{"page":47,"quote":"| 7 | 14 | D8 | F1 | 25 | NRST | I/O | RST | - | - | - |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 NRST","signal":"NRST (reset, weak pull-up)","category":"control"}],"electrical":{},"entity_type":"pin"},{"id":"CN6-4","attrs":{"kind":"power_out","label":"+3.3V","number":4,"position":"CN6-4","connector":"CN6","designator":"CN6-4","arduino_label":"+3.3V"},"sources":[{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"arduino_label":{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"functions":[{"src":{"page":48,"quote":"|  | 4 | +3.3V | - | 3.3V input/output |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"+3.3V","category":"arduino"}],"electrical":{"input_voltage":[{"max":3.6,"min":3,"src":{"page":23,"quote":"| +3.3V | CN6 pin 4 CN7 pin 12 and pin 16 | 3 V to 3.6 V | Used when the ST-LINK part of the PCB is cut or SB2 and SB12 OFF |","method":"table","fragment":"ratings_board.json","table_id":"23_1"},"via":"direct","unit":"V","category":"operating","parameter":"+3.3V as input (ST-LINK cut or SB2/SB12 OFF)"}],"output_current":[{"max":0.5,"src":{"page":23,"quote":"The current is limited by the maximum current capability of the regulator U4 (500 mA max).","method":"text","fragment":"ratings_board.json"},"via":"direct","orig":{"max":500,"unit":"mA"},"unit":"A","category":"operating","parameter":"+3.3V output (regulator U4)"}],"output_voltage":[{"src":{"page":27,"quote":"| SB2 (3.3 V) | ON | Output of voltage regulator LD39050PU33R is connected to 3.3V. |","method":"table","fragment":"ratings_board.json","table_id":"27_1"},"typ":3.3,"via":"direct","unit":"V","category":"operating","parameter":"+3.3V rail"}]},"entity_type":"pin"},{"id":"CN6-5","attrs":{"kind":"power_out","label":"+5V","number":5,"position":"CN6-5","connector":"CN6","designator":"CN6-5","arduino_label":"+5V"},"sources":[{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"arduino_label":{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"functions":[{"src":{"page":48,"quote":"|  | 5 | +5V | - | 5V output |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"+5V","category":"arduino"}],"electrical":{"output_voltage":[{"src":{"page":23,"quote":"When powered by USB, VIN, or E5V, the +5V (CN6 pin 5 or CN7 pin 18) can be used as an output power supply for an ARDUINO ® shield or an extension board.","method":"text","fragment":"ratings_board.json"},"typ":5,"via":"direct","unit":"V","category":"operating","parameter":"+5V rail"}]},"entity_type":"pin"},{"id":"CN6-6","attrs":{"kind":"ground","label":"GND","number":6,"position":"CN6-6","connector":"CN6","designator":"CN6-6","arduino_label":"GND"},"sources":[{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"arduino_label":{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"functions":[{"src":{"page":48,"quote":"|  | 6 | GND | - | ground |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"GND","category":"arduino"}],"electrical":{},"entity_type":"pin"},{"id":"CN6-7","attrs":{"kind":"ground","label":"GND","number":7,"position":"CN6-7","connector":"CN6","designator":"CN6-7","arduino_label":"GND"},"sources":[{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"arduino_label":{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"functions":[{"src":{"page":48,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"GND","category":"arduino"}],"electrical":{},"entity_type":"pin"},{"id":"CN6-8","attrs":{"kind":"power_in","label":"VIN","number":8,"position":"CN6-8","connector":"CN6","designator":"CN6-8","arduino_label":"VIN"},"sources":[{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"arduino_label":{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"functions":[{"src":{"page":48,"quote":"|  | 8 | VIN | - | Power input |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"VIN","category":"arduino"}],"electrical":{"input_current":[{"max":0.8,"src":{"page":22,"quote":"| VIN | CN6 pin 8 CN7 pin 24 | 7 V to 12 V | 800 mA | From 7 V to 12 V only and input current capability is linked to input voltage: 800 mA input current when Vin = 7 V 450 mA input current when 7 V < Vin <= 9 V 250 mA input current when 9 V < Vin <= 12 V |","method":"table","fragment":"ratings_board.json","table_id":"22_1"},"via":"direct","orig":{"max":800,"unit":"mA"},"unit":"A","category":"operating","parameter":"VIN input current (at 7 V; 450 mA ≤9 V; 250 mA ≤12 V)"}],"input_voltage":[{"max":12,"min":7,"src":{"page":22,"quote":"| VIN | CN6 pin 8 CN7 pin 24 | 7 V to 12 V | 800 mA | From 7 V to 12 V only and input current capability is linked to input voltage: 800 mA input current when Vin = 7 V 450 mA input current when 7 V < Vin <= 9 V 250 mA input current when 9 V < Vin <= 12 V |","method":"table","fragment":"ratings_board.json","table_id":"22_1"},"via":"direct","unit":"V","category":"operating","parameter":"VIN"}]},"entity_type":"pin"},{"id":"CN8-1","attrs":{"kind":"gpio","label":"PA0","number":1,"chip_pin":"PA0","position":"CN8-1","connector":"CN8","designator":"CN8-1","power_domain":"VDD","arduino_label":"A0"},"sources":[{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"power_domain":{"via":"chip u5 PA0","method":"chip_link"},"arduino_label":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"PA0","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"PA0","category":"gpio"},{"src":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"A0","category":"arduino"},{"src":{"page":48,"quote":"| CN8  analog | 1 | A0 | PA0 | ADC123_IN0 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"ADC123_IN0","category":"adc"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"TIM2_CH1/TIM2_ETR","category":"timer"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"TIM5_CH1","category":"timer"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"TIM8_ETR","category":"timer"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"USART2_CTS","category":"uart"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"UART4_TX","category":"uart"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 14 | 23 | J9 | J2 | 34 | PA0-WKUP(PA0) | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUT | ADC123_IN0, WKUP0/TAMP_2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA0","note":"additional function (peripheral-register enabled)","signal":"WKUP0/TAMP_2","category":"wakeup"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA0","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA0","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA0","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA0","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA0","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN8-2","attrs":{"kind":"gpio","label":"PA1","number":2,"chip_pin":"PA1","position":"CN8-2","connector":"CN8","designator":"CN8-2","power_domain":"VDD","arduino_label":"A1"},"sources":[{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"power_domain":{"via":"chip u5 PA1","method":"chip_link"},"arduino_label":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"PA1","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"PA1","category":"gpio"},{"src":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"A1","category":"arduino"},{"src":{"page":48,"quote":"|  | 2 | A1 | PA1 | ADC123_IN1 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"ADC123_IN1","category":"adc"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"TIM2_CH2","category":"timer"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"TIM5_CH2","category":"timer"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"USART2_RTS","category":"uart"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"UART4_RX","category":"uart"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"QUADSPI_BK1_IO3","category":"qspi"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"SAI2_MCLK_B","category":"audio"},{"src":{"page":47,"quote":"| 15 | 24 | G7 | K2 | 35 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUT | ADC123_IN1 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA1","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA1","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA1","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA1","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA1","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA1","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN8-3","attrs":{"kind":"gpio","label":"PA4","number":3,"chip_pin":"PA4","position":"CN8-3","connector":"CN8","designator":"CN8-3","power_domain":"VDD","arduino_label":"A2"},"sources":[{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"power_domain":{"via":"chip u5 PA4","method":"chip_link"},"arduino_label":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"PA4","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"PA4","category":"gpio"},{"src":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"A2","category":"arduino"},{"src":{"page":48,"quote":"|  | 3 | A2 | PA4 | ADC12_IN4 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"ADC12_IN4","category":"adc"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"SPI1_NSS/I2S1_WS","category":"spi"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"SPI3_NSS/I2S3_WS","category":"spi"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"USART2_CK","category":"uart"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"OTG_HS_SOF","category":"usb"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"DCMI_HSYNC","category":"camera"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 20 | 29 | H7 | J3 | 40 | PA4 | I/O | TTa | - | SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA4","note":"additional function (peripheral-register enabled)","signal":"DAC_OUT1","category":"dac"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA4","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA4","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":3.6,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"|  | Input voltage on TTa pins | - | –0.3 | - | VDDA+0.3 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA4","unit":"V","category":"absolute_max","parameter":"Input voltage TTa","conditions":"VDDA=3.3 V; VDDA+0.3"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA4","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"|  | TTa | 3.3 V tolerant I/O directly connected to ADC |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA4","value":false,"category":"absolute_max","parameter":"5 V tolerant (TTa)"}]},"entity_type":"pin"},{"id":"CN8-4","attrs":{"kind":"gpio","label":"PB0","number":4,"chip_pin":"PB0","position":"CN8-4","connector":"CN8","designator":"CN8-4","power_domain":"VDD","arduino_label":"A3"},"sources":[{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"power_domain":{"via":"chip u5 PB0","method":"chip_link"},"arduino_label":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"PB0","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"PB0","category":"gpio"},{"src":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"A3","category":"arduino"},{"src":{"page":48,"quote":"|  | 4 | A3 | PB0 | ADC12_IN8 |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"ADC12_IN8","category":"adc"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"TIM1_CH2N","category":"timer"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"TIM3_CH3","category":"timer"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"TIM8_CH2N","category":"timer"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"SPI3_MOSI/I2S3_SD","category":"spi"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"UART4_CTS","category":"uart"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"OTG_HS_ULPI_D1","category":"usb"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"SDIO_D1","category":"sdio"},{"src":{"page":49,"quote":"| 26 | 35 | F5 | L4 | 46 | PB0 | I/O | FT | - | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUT | ADC12_IN8 |","method":"table","fragment":"functions_af.json","table_id":"49_1"},"via":"chip u5 PB0","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB0","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB0","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB0","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB0","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB0","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN8-5","attrs":{"kind":"gpio","note":"PC1 by default (SB56/SB51 ON); PB9 (I2C1) when SB46/SB52 ON","label":"PC1","number":5,"chip_pin":"PC1","position":"CN8-5","connector":"CN8","designator":"CN8-5","alt_chip_pin":"PB9","power_domain":"VDD","arduino_label":"A4"},"sources":[{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"note":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"alt_chip_pin":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"power_domain":{"via":"chip u5 PC1","method":"chip_link"},"arduino_label":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"PC1","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"PC1","category":"gpio"},{"src":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"A4","category":"arduino"},{"src":{"page":48,"quote":"|  | 5 | A4 | PC1 or PB9(1) | ADC123_IN11 (PC1) or I2C1_SDA (PB9) |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"ADC123_IN11 (PC1) or I2C1_SDA (PB9)","category":"adc"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","signal":"SPI3_MOSI/I2S3_SD","category":"spi"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","signal":"SAI1_SD_A","category":"audio"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","signal":"SPI2_MOSI/I2S2_SD","category":"spi"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 9 | 16 | - | H2 | 27 | PC1 | I/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUT | ADC123_IN11 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC1","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN11","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC1","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC1","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC1","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC1","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC1","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC1","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC1","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN8-6","attrs":{"kind":"gpio","note":"PC0 by default (SB56/SB51 ON); PB8 (I2C1) when SB46/SB52 ON","label":"PC0","number":6,"chip_pin":"PC0","position":"CN8-6","connector":"CN8","designator":"CN8-6","alt_chip_pin":"PB8","power_domain":"VDD","arduino_label":"A5"},"sources":[{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"note":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"alt_chip_pin":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"power_domain":{"via":"chip u5 PC0","method":"chip_link"},"arduino_label":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"PC0","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"PC0","category":"gpio"},{"src":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"A5","category":"arduino"},{"src":{"page":48,"quote":"|  | 6 | A5 | PC0 or PB8(1) | ADC123_IN10 (PC0) or I2C1_SCL (PB8) |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"ADC123_IN10 (PC0) or I2C1_SCL (PB8)","category":"adc"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","signal":"SAI1_MCLK_B","category":"audio"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","signal":"OTG_HS_ULPI_STP","category":"usb"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","signal":"FMC_SDNWE","category":"memory"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 8 | 15 | G9 | H1 | 26 | PC0 | I/O | FT | - | SAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT | ADC123_IN10 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PC0","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN10","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC0","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC0","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC0","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC0","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC0","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC0","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC0","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN5-10","attrs":{"kind":"gpio","label":"PB8","number":10,"chip_pin":"PB8","position":"CN5-10","connector":"CN5","designator":"CN5-10","power_domain":"VDD","arduino_label":"D15"},"sources":[{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"power_domain":{"via":"chip u5 PB8","method":"chip_link"},"arduino_label":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"PB8","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"PB8","category":"gpio"},{"src":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"D15","category":"arduino"},{"src":{"page":48,"quote":"| CN5 digital | 10 | D15 | PB8 | I2C1_SCL |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"I2C1_SCL","category":"i2c"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"TIM2_CH1/TIM2_ETR","category":"timer"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"TIM4_CH3","category":"timer"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"TIM10_CH1","category":"timer"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"CAN1_RX","category":"can"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"SDIO_D4","category":"sdio"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"DCMI_D6","category":"camera"},{"src":{"page":56,"quote":"| 61 | 95 | C6 | C5 | 139 | PB8 | I/O | FT | - | TIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB8","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB8","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB8","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB8","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB8","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB8","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN5-9","attrs":{"kind":"gpio","label":"PB9","number":9,"chip_pin":"PB9","position":"CN5-9","connector":"CN5","designator":"CN5-9","power_domain":"VDD","arduino_label":"D14"},"sources":[{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}],"attr_src":{"kind":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"label":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"number":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"chip_pin":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"position":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"connector":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"designator":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"},"power_domain":{"via":"chip u5 PB9","method":"chip_link"},"arduino_label":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"entities_arduino.json","table_id":"48_2"}},"chip_pin":{"pin":"PB9","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"PB9","category":"gpio"},{"src":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"D14","category":"arduino"},{"src":{"page":48,"quote":"|  | 9 | D14 | PB9 | I2C1_SDA |","method":"table","fragment":"functions_arduino.json","table_id":"48_2"},"signal":"I2C1_SDA","category":"i2c"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"TIM2_CH2","category":"timer"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"TIM4_CH4","category":"timer"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"TIM11_CH1","category":"timer"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"SPI2_NSS/I2S2_WS","category":"spi"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"SAI1_FS_B","category":"audio"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"CAN1_TX","category":"can"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"SDIO_D5","category":"sdio"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"DCMI_D7","category":"camera"},{"src":{"page":56,"quote":"| 62 | 96 | C7 | B5 | 140 | PB9 | I/O | FT | - | TIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB9","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB9","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB9","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB9","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB9","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB9","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN5-8","attrs":{"kind":"power_out","label":"AREF","number":8,"position":"CN5-8","connector":"CN5","designator":"CN5-8","arduino_label":"AREF"},"sources":[{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"arduino_label":{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"functions":[{"src":{"page":49,"quote":"| CN5 digital | 8 | AREF | - | AVDD |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"AREF","category":"arduino"}],"electrical":{},"entity_type":"pin"},{"id":"CN5-7","attrs":{"kind":"ground","label":"GND","number":7,"position":"CN5-7","connector":"CN5","designator":"CN5-7","arduino_label":"GND"},"sources":[{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"arduino_label":{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"functions":[{"src":{"page":49,"quote":"|  | 7 | GND | - | ground |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"GND","category":"arduino"}],"electrical":{},"entity_type":"pin"},{"id":"CN5-6","attrs":{"kind":"gpio","note":"green user LED LD2 (SB21 ON), high = on","label":"PA5","number":6,"chip_pin":"PA5","position":"CN5-6","connector":"CN5","designator":"CN5-6","power_domain":"VDD","arduino_label":"D13"},"sources":[{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"note":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PA5","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PA5","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PA5","category":"gpio"},{"src":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D13","category":"arduino"},{"src":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"SPI1_SCK","category":"spi"},{"src":{"page":49,"quote":"|  | 6 | D13 | PA5 | SPI1_SCK |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"LD2 user LED (green)","category":"led"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"TIM2_CH1/TIM2_ETR","category":"timer"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"TIM8_CH1N","category":"timer"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"SPI1_SCK/I2S1_CK","category":"spi"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"OTG_HS_ULPI_CK","category":"usb"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN5","category":"adc"},{"src":{"page":48,"quote":"| 21 | 30 | F6 | K3 | 41 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT | ADC12_IN5, DAC_OUT2 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA5","note":"additional function (peripheral-register enabled)","signal":"DAC_OUT2","category":"dac"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA5","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA5","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":3.6,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"|  | Input voltage on TTa pins | - | –0.3 | - | VDDA+0.3 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA5","unit":"V","category":"absolute_max","parameter":"Input voltage TTa","conditions":"VDDA=3.3 V; VDDA+0.3"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA5","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"|  | TTa | 3.3 V tolerant I/O directly connected to ADC |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA5","value":false,"category":"absolute_max","parameter":"5 V tolerant (TTa)"}]},"entity_type":"pin"},{"id":"CN5-5","attrs":{"kind":"gpio","label":"PA6","number":5,"chip_pin":"PA6","position":"CN5-5","connector":"CN5","designator":"CN5-5","power_domain":"VDD","arduino_label":"D12"},"sources":[{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PA6","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PA6","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PA6","category":"gpio"},{"src":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D12","category":"arduino"},{"src":{"page":49,"quote":"|  | 5 | D12 | PA6 | SPI1_MISO |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"SPI1_MISO","category":"spi"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"TIM1_BKIN","category":"timer"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"TIM3_CH1","category":"timer"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"TIM8_BKIN","category":"timer"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"I2S2_MCK","category":"i2s"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"TIM13_CH1","category":"timer"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"DCMI_PIXCLK","category":"camera"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 22 | 31 | G6 | L3 | 42 | PA6 | I/O | FT | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUT | ADC12_IN6 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA6","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN6","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA6","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA6","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA6","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA6","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA6","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN5-4","attrs":{"kind":"gpio","label":"PA7","number":4,"chip_pin":"PA7","position":"CN5-4","connector":"CN5","designator":"CN5-4","power_domain":"VDD","arduino_label":"D11"},"sources":[{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PA7","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PA7","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PA7","category":"gpio"},{"src":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D11","category":"arduino"},{"src":{"page":49,"quote":"|  | 4 | D11 | PA7 | TIM14_CH1 \\|\\| SPI1_MOSI |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"TIM14_CH1 \\","category":"pwm"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"TIM1_CH1N","category":"timer"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"TIM3_CH2","category":"timer"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"TIM8_CH1N","category":"timer"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"SPI1_MOSI/I2S1_SD","category":"spi"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"TIM14_CH1","category":"timer"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"FMC_SDNWE","category":"memory"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 23 | 32 | E5 | M3 | 43 | PA7 | I/O | FT | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT | ADC12_IN7 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA7","note":"additional function (peripheral-register enabled)","signal":"ADC12_IN7","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA7","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA7","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA7","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA7","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA7","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN5-3","attrs":{"kind":"gpio","label":"PB6","number":3,"chip_pin":"PB6","position":"CN5-3","connector":"CN5","designator":"CN5-3","power_domain":"VDD","arduino_label":"D10"},"sources":[{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PB6","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PB6","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PB6","category":"gpio"},{"src":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D10","category":"arduino"},{"src":{"page":49,"quote":"|  | 3 | D10 | PB6 | TIM4_CH1 \\|\\| SPI1_CS |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"TIM4_CH1 \\","category":"pwm"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"TIM4_CH1","category":"timer"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"HDMI_CEC","category":"cec"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"I2C1_SCL","category":"i2c"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"USART1_TX","category":"uart"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"CAN2_TX","category":"can"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"QUADSPI_BK1_NCS","category":"qspi"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"FMC_SDNE1","category":"memory"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"DCMI_D5","category":"camera"},{"src":{"page":56,"quote":"| 58 | 92 | C5 | C6 | 136 | PB6 | I/O | FT | - | TIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB6","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB6","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB6","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB6","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB6","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB6","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB6","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB6","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN5-2","attrs":{"kind":"gpio","label":"PC7","number":2,"chip_pin":"PC7","position":"CN5-2","connector":"CN5","designator":"CN5-2","power_domain":"VDD","arduino_label":"D9"},"sources":[{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PC7","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PC7","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PC7","category":"gpio"},{"src":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D9","category":"arduino"},{"src":{"page":49,"quote":"|  | 2 | D9 | PC7 | TIM8_CH2 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"TIM8_CH2","category":"pwm"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"TIM3_CH2","category":"timer"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"FMPI2C1_SDA","category":"i2c"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"SPI2_SCK/I2S2_CK","category":"spi"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"I2S3_MCK","category":"i2s"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"SPDIFRX_IN1","category":"audio"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"USART6_RX","category":"uart"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"SDIO_D7","category":"sdio"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"DCMI_D1","category":"camera"},{"src":{"page":52,"quote":"| 38 | 64 | F2 | F12 | 97 | PC7 | I/O | FTf | - | TIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"52_1"},"via":"chip u5 PC7","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PC7","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PC7","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PC7","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PC7","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PC7","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PC7","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PC7","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN5-1","attrs":{"kind":"gpio","label":"PA9","number":1,"chip_pin":"PA9","position":"CN5-1","connector":"CN5","designator":"CN5-1","power_domain":"VDD","arduino_label":"D8"},"sources":[{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PA9","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PA9","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PA9","category":"gpio"},{"src":{"page":49,"quote":"|  | 1 | D8 | PA9 | - |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D8","category":"arduino"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"TIM1_CH2","category":"timer"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"I2C3_SMBA","category":"i2c"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"SPI2_SCK/I2S2_CK","category":"spi"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"SAI1_SD_B","category":"audio"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"USART1_TX","category":"uart"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"DCMI_D0","category":"camera"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","signal":"EVENTOUT","category":"event"},{"src":{"page":53,"quote":"| 42 | 68 | F4 | D12 | 101 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUT | OTG_FS_VBUS |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA9","note":"additional function (peripheral-register enabled)","signal":"OTG_FS_VBUS","category":"usb"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA9","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA9","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA9","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA9","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA9","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA9","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA9","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN9-8","attrs":{"kind":"gpio","label":"PA8","number":8,"chip_pin":"PA8","position":"CN9-8","connector":"CN9","designator":"CN9-8","power_domain":"VDD","arduino_label":"D7"},"sources":[{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PA8","method":"chip_link"},"arduino_label":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PA8","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PA8","category":"gpio"},{"src":{"page":49,"quote":"| CN9 digital | 8 | D7 | PA8 | - |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D7","category":"arduino"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"MCO1","category":"clock"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"TIM1_CH1","category":"timer"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"I2C3_SCL","category":"i2c"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"USART1_CK","category":"uart"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"OTG_FS_SOF","category":"usb"},{"src":{"page":53,"quote":"| 41 | 67 | E2 | E12 | 100 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA8","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA8","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA8","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA8","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA8","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA8","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA8","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA8","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN9-7","attrs":{"kind":"gpio","label":"PB10","number":7,"chip_pin":"PB10","position":"CN9-7","connector":"CN9","designator":"CN9-7","power_domain":"VDD","arduino_label":"D6"},"sources":[{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PB10","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PB10","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PB10","category":"gpio"},{"src":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D6","category":"arduino"},{"src":{"page":49,"quote":"|  | 7 | D6 | PB10 | TIM2_CH3 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"TIM2_CH3","category":"pwm"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"I2C2_SCL","category":"i2c"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"SPI2_SCK/I2S2_CK","category":"spi"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"SAI1_SCK_A","category":"audio"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"USART3_TX","category":"uart"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"OTG_HS_ULPI_D3","category":"usb"},{"src":{"page":50,"quote":"| 29 | 47 | H4 | M9 | 69 | PB10 | I/O | FT | - | TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"50_1"},"via":"chip u5 PB10","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB10","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB10","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB10","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB10","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB10","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB10","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB10","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN9-6","attrs":{"kind":"gpio","label":"PB4","number":6,"chip_pin":"PB4","position":"CN9-6","connector":"CN9","designator":"CN9-6","power_domain":"VDD","arduino_label":"D5"},"sources":[{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PB4","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PB4","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PB4","category":"gpio"},{"src":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D5","category":"arduino"},{"src":{"page":49,"quote":"|  | 6 | D5 | PB4 | TIM3_CH1 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"TIM3_CH1","category":"pwm"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"NJTRST","category":"debug"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"I2C3_SDA","category":"i2c"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"SPI1_MISO","category":"spi"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"SPI3_MISO","category":"spi"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"SPI2_NSS/I2S2_WS","category":"spi"},{"src":{"page":56,"quote":"| 56 | 90 | B5 | A6 | 134 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB4","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB4","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB4","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB4","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB4","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB4","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB4","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB4","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN9-5","attrs":{"kind":"gpio","label":"PB5","number":5,"chip_pin":"PB5","position":"CN9-5","connector":"CN9","designator":"CN9-5","power_domain":"VDD","arduino_label":"D4"},"sources":[{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PB5","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PB5","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PB5","category":"gpio"},{"src":{"page":49,"quote":"|  | 5 | D4 | PB5 | - |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D4","category":"arduino"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"TIM3_CH2","category":"timer"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"I2C1_SMBA","category":"i2c"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"SPI1_MOSI/I2S1_SD","category":"spi"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"SPI3_MOSI/I2S3_SD","category":"spi"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"CAN2_RX","category":"can"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"OTG_HS_ULPI_D7","category":"usb"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"FMC_SDCKE1","category":"memory"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"DCMI_D10","category":"camera"},{"src":{"page":56,"quote":"| 57 | 91 | A6 | B6 | 135 | PB5 | I/O | FT | - | TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"56_1"},"via":"chip u5 PB5","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB5","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB5","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB5","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB5","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB5","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB5","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB5","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN9-4","attrs":{"kind":"gpio","note":"SWO to CN4 via SB15","label":"PB3","number":4,"chip_pin":"PB3","position":"CN9-4","connector":"CN9","designator":"CN9-4","power_domain":"VDD","arduino_label":"D3"},"sources":[{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"note":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PB3","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PB3","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PB3","category":"gpio"},{"src":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D3","category":"arduino"},{"src":{"page":49,"quote":"|  | 4 | D3 | PB3 | TIM2_CH2 |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"TIM2_CH2","category":"pwm"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"JTDO/TRACESWO","category":"debug"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"I2C2_SDA","category":"i2c"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"SPI1_SCK/I2S1_CK","category":"spi"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"SPI3_SCK/I2S3_CK","category":"spi"},{"src":{"page":55,"quote":"| 55 | 89 | A5 | A7 | 133 | PB3(JTDO/TRACES WO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"55_1"},"via":"chip u5 PB3","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PB3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PB3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PB3","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PB3","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PB3","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PB3","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PB3","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN9-3","attrs":{"kind":"gpio","label":"PA10","number":3,"chip_pin":"PA10","position":"CN9-3","connector":"CN9","designator":"CN9-3","power_domain":"VDD","arduino_label":"D2"},"sources":[{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PA10","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PA10","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PA10","category":"gpio"},{"src":{"page":49,"quote":"|  | 3 | D2 | PA10 | - |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D2","category":"arduino"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"TIM1_CH3","category":"timer"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"USART1_RX","category":"uart"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"OTG_FS_ID","category":"usb"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"DCMI_D1","category":"camera"},{"src":{"page":53,"quote":"| 43 | 69 | E3 | D11 | 102 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |","method":"table","fragment":"functions_af.json","table_id":"53_1"},"via":"chip u5 PA10","signal":"EVENTOUT","category":"event"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA10","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":14000,"min":7000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) |  | 7 | 10 | 14 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":10000,"via":"chip u5 PA10","orig":{"max":14,"min":7,"typ":10,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up (OTG ID pins)"}],"pull_down":[{"max":14000,"min":7000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) |  | 7 | 10 | 14 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":10000,"via":"chip u5 PA10","orig":{"max":14,"min":7,"typ":10,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down (OTG ID pins)"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA10","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA10","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA10","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA10","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA10","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN9-2","attrs":{"kind":"gpio","note":"default: USART2_TX to ST-LINK virtual COM port (SB13/SB14 ON); SB62/SB63 ON (SB13/14 OFF) to route to D1","label":"PA2","number":2,"chip_pin":"PA2","position":"CN9-2","connector":"CN9","designator":"CN9-2","power_domain":"VDD","arduino_label":"D1"},"sources":[{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"note":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PA2","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PA2","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PA2","category":"gpio"},{"src":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D1","category":"arduino"},{"src":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"USART2_TX","category":"uart"},{"src":{"page":49,"quote":"|  | 2 | D1 | PA2 | USART2_TX |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"ST-LINK VCP USART2_TX (default)","category":"uart"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"TIM2_CH3","category":"timer"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"TIM5_CH3","category":"timer"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"TIM9_CH1","category":"timer"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"SAI2_SCK_B","category":"audio"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","signal":"EVENTOUT","category":"event"},{"src":{"page":47,"quote":"| 16 | 25 | E7 | L2 | 36 | PA2 | I/O | FT | - | TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT | ADC123_IN2 |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 PA2","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN2","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA2","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA2","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA2","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA2","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA2","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA2","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA2","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN9-1","attrs":{"kind":"gpio","note":"default: USART2_RX from ST-LINK virtual COM port (SB13/SB14 ON); SB62/SB63 ON to route to D0","label":"PA3","number":1,"chip_pin":"PA3","position":"CN9-1","connector":"CN9","designator":"CN9-1","power_domain":"VDD","arduino_label":"D0"},"sources":[{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}],"attr_src":{"kind":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"note":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"label":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"number":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"chip_pin":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"position":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"connector":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"designator":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"},"power_domain":{"via":"chip u5 PA3","method":"chip_link"},"arduino_label":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"entities_arduino.json","table_id":"49_1"}},"chip_pin":{"pin":"PA3","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"PA3","category":"gpio"},{"src":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"D0","category":"arduino"},{"src":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"USART2_RX","category":"uart"},{"src":{"page":49,"quote":"|  | 1 | D0 | PA3 | USART2_RX |","method":"table","fragment":"functions_arduino.json","table_id":"49_1"},"signal":"ST-LINK VCP USART2_RX (default)","category":"uart"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"TIM2_CH4","category":"timer"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"TIM5_CH4","category":"timer"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"TIM9_CH2","category":"timer"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"SAI1_FS_A","category":"audio"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"OTG_HS_ULPI_D0","category":"usb"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","signal":"EVENTOUT","category":"event"},{"src":{"page":48,"quote":"| 17 | 26 | E6 | M2 | 37 | PA3 | I/O | FT | - | TIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT | ADC123_IN3 |","method":"table","fragment":"functions_af.json","table_id":"48_1"},"via":"chip u5 PA3","note":"additional function (peripheral-register enabled)","signal":"ADC123_IN3","category":"adc"}],"electrical":{"ioh":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"|  | Output current sourced by any I/Os and control pin | - 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O source current","conditions":"VOH spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total for all I/Os"}],"iol":[{"max":0.025,"src":{"doc":"STM32F446RET6 datasheet","page":74,"quote":"| IIO | Output current sunk by any I/O and control pin | 25 |  |","method":"derived","fragment":"ratings_pins.json","table_id":"74_1"},"typ":0.008,"via":"chip u5 PA3","orig":{"max":25,"typ":8,"unit":"mA"},"unit":"A","category":"characteristic","parameter":"I/O sink current","conditions":"VOL spec'd at 8 mA (20 mA relaxed); absolute max 25 mA per pin, 120 mA total"}],"vih":[{"min":2.31,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  | (2) 0.7VDD |  |  |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Input high level @ 3.3 V","conditions":"VDD=3.3V; 0.7×VDD (production tested; 0.45VDD+0.3 by design)"}],"vil":[{"max":0.99,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"|  |  |  |  |  | (2) 0.3VDD |  |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Input low level @ 3.3 V","conditions":"VDD=3.3V; 0.3×VDD (production tested; 0.35VDD−0.04 by design)"}],"voh":[{"min":2.9,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (3) VOH | Output high level voltage for an I/O pin |  | VDD–0.4 | - |  |","method":"derived","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Output high @ 8 mA (CMOS)","conditions":"VDD=3.3V; VDD−0.4 at IIO=8 mA; VDD−1.3 at 20 mA"}],"vol":[{"max":0.4,"src":{"doc":"STM32F446RET6 datasheet","page":120,"quote":"| (1) VOL | Output low level voltage for an I/O pin | CMOS port(2) IIO = +8 mA 2.7 V ≤ VDD ≤ 3.6 V | - | 0.4 | V |","method":"table","fragment":"ratings_pins.json","table_id":"120_1"},"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Output low @ 8 mA (CMOS)","conditions":"IIO=+8 mA, 2.7–3.6 V; 1.3 V max at 20 mA"}],"pull_up":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPU | Weak pull-up equivalent resistor(5) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VSS | 30 | 40 | 50 | kΩ |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-up"}],"pull_down":[{"max":50000,"min":30000,"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| RPD | Weak pull- down  equivalent  resistor(6) | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | VIN = VDD | 30 | 40 | 50 |  |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":40000,"via":"chip u5 PA3","orig":{"max":50,"min":30,"typ":40,"unit":"kΩ"},"unit":"ohm","category":"characteristic","parameter":"Weak pull-down"}],"hysteresis":[{"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| VHYS | FT, FTf, TTa and NRST I/O input hysteresis | 1.7 V≤ VDD≤ 3.6 V | - | 10%VDD | - | V |","method":"derived","fragment":"ratings_pins.json","table_id":"117_1"},"typ":0.33,"via":"chip u5 PA3","unit":"V","category":"characteristic","parameter":"Input hysteresis","conditions":"VDD=3.3V; 10% VDD"}],"input_leakage":[{"max":0.000001,"src":{"doc":"STM32F446RET6 datasheet","page":117,"quote":"| Ilkg | I/O input leakage current (3) | VSS ≤ VIN ≤ VDD | - | - | ±1 | µA |","method":"table","fragment":"ratings_pins.json","table_id":"117_1"},"via":"chip u5 PA3","orig":{"max":1,"unit":"µA"},"unit":"A","category":"characteristic","parameter":"Input leakage","conditions":"VSS ≤ VIN ≤ VDD; FT pins 3 µA at VIN=5 V"}],"abs_max_voltage":[{"max":5.5,"min":-0.3,"src":{"doc":"STM32F446RET6 datasheet","page":76,"quote":"| VIN | Input voltage on RST, FTf and  FT pins(7) | 2 V ≤ VDD ≤ 3.6 V | –0.3 | - | 5.5 | V |","method":"table","fragment":"ratings_pins.json","table_id":"76_1"},"via":"chip u5 PA3","unit":"V","category":"absolute_max","parameter":"Input voltage FT/FTf (operating max)","conditions":"operating VIN max 5.5 V (2 V ≤ VDD ≤ 3.6 V); absolute max VDD+4.0 V"}],"input_capacitance":[{"src":{"doc":"STM32F446RET6 datasheet","page":118,"quote":"| (7) CIO | I/O pin capacitance |  | - | - | 5 | - | pF |","method":"table","fragment":"ratings_pins.json","table_id":"118_1"},"typ":0,"via":"chip u5 PA3","orig":{"typ":5,"unit":"pF"},"unit":"F","category":"characteristic","parameter":"I/O pin capacitance"}],"five_volt_tolerant":[{"src":{"doc":"STM32F446RET6 datasheet","page":45,"quote":"| I/O structure | FT | 5 V tolerant I/O |","method":"table","fragment":"ratings_pins.json","table_id":"45_1"},"via":"chip u5 PA3","value":true,"category":"absolute_max","parameter":"5 V tolerant (FT/FTf)"}]},"entity_type":"pin"},{"id":"CN4-1","attrs":{"kind":"power_in","note":"ST-LINK/V2-1 SWD output for an external target (CN2 jumpers OFF); not wired to the on-board STM32F446","label":"VDD_TARGET","number":1,"position":"CN4-1","connector":"CN4","designator":"CN4-1","description":"VDD from application"},"sources":[{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}],"attr_src":{"kind":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"note":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"label":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"number":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"position":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"connector":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"designator":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"description":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}},"functions":[{"src":{"page":20,"quote":"| 1 | VDD_TARGET | VDD from application |","method":"table","fragment":"functions_swd.json","table_id":"20_1"},"signal":"ST-LINK VDD_TARGET (VDD from application)","category":"debug"}],"electrical":{},"entity_type":"pin"},{"id":"CN4-2","attrs":{"kind":"debug","note":"ST-LINK/V2-1 SWD output for an external target (CN2 jumpers OFF); not wired to the on-board STM32F446","label":"SWCLK","number":2,"position":"CN4-2","connector":"CN4","designator":"CN4-2","description":"SWD clock"},"sources":[{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}],"attr_src":{"kind":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"note":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"label":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"number":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"position":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"connector":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"designator":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"description":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}},"chip_pin":{"pin":"PA14","method":"jev","chip_id":"u5"},"functions":[{"src":{"page":20,"quote":"| 2 | SWCLK | SWD clock |","method":"table","fragment":"functions_swd.json","table_id":"20_1"},"signal":"ST-LINK SWCLK (SWD clock)","category":"debug"}],"electrical":{},"entity_type":"pin"},{"id":"CN4-3","attrs":{"kind":"ground","note":"ST-LINK/V2-1 SWD output for an external target (CN2 jumpers OFF); not wired to the on-board STM32F446","label":"GND","number":3,"position":"CN4-3","connector":"CN4","designator":"CN4-3","description":"ground"},"sources":[{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}],"attr_src":{"kind":{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"note":{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"label":{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"number":{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"position":{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"connector":{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"designator":{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"description":{"page":20,"quote":"| 3 | GND | ground |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}},"functions":[],"electrical":{},"entity_type":"pin"},{"id":"CN4-4","attrs":{"kind":"debug","note":"ST-LINK/V2-1 SWD output for an external target (CN2 jumpers OFF); not wired to the on-board STM32F446","label":"SWDIO","number":4,"position":"CN4-4","connector":"CN4","designator":"CN4-4","description":"SWD data input/output"},"sources":[{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}],"attr_src":{"kind":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"note":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"label":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"number":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"position":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"connector":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"designator":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"description":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}},"chip_pin":{"pin":"PA13","method":"jev","chip_id":"u5"},"functions":[{"src":{"page":20,"quote":"| 4 | SWDIO | SWD data input/output |","method":"table","fragment":"functions_swd.json","table_id":"20_1"},"signal":"ST-LINK SWDIO (SWD data input/output)","category":"debug"}],"electrical":{},"entity_type":"pin"},{"id":"CN4-5","attrs":{"kind":"control","note":"ST-LINK/V2-1 SWD output for an external target (CN2 jumpers OFF); not wired to the on-board STM32F446","label":"NRST","number":5,"position":"CN4-5","connector":"CN4","designator":"CN4-5","description":"RESET of target STM32"},"sources":[{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}],"attr_src":{"kind":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"note":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"label":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"number":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"position":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"connector":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"designator":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"description":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}},"chip_pin":{"pin":"NRST","method":"rule","chip_id":"u5"},"functions":[{"src":{"page":20,"quote":"| 5 | NRST | RESET of target STM32 |","method":"table","fragment":"functions_swd.json","table_id":"20_1"},"signal":"ST-LINK NRST (RESET of target STM32)","category":"debug"},{"src":{"page":47,"quote":"| 7 | 14 | D8 | F1 | 25 | NRST | I/O | RST | - | - | - |","method":"table","fragment":"functions_af.json","table_id":"47_1"},"via":"chip u5 NRST","signal":"NRST (reset, weak pull-up)","category":"control"}],"electrical":{},"entity_type":"pin"},{"id":"CN4-6","attrs":{"kind":"debug","note":"ST-LINK/V2-1 SWD output for an external target (CN2 jumpers OFF); not wired to the on-board STM32F446","label":"SWO","number":6,"position":"CN4-6","connector":"CN4","designator":"CN4-6","description":"Reserved"},"sources":[{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}],"attr_src":{"kind":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"note":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"label":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"number":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"position":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"connector":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"designator":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"},"description":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"entities_swd.json","table_id":"20_1"}},"functions":[{"src":{"page":20,"quote":"| 6 | SWO | Reserved |","method":"table","fragment":"functions_swd.json","table_id":"20_1"},"signal":"ST-LINK SWO (Reserved)","category":"debug"}],"electrical":{},"entity_type":"pin"}],"taxonomy":{"schematic":{"role":"identity_overview","definition":"A full circuit schematic figure of the board (caption mentions schematic)"},"cover_legal":{"role":"other","definition":"Cover page, colophon, licence, legal disclaimer or trademark notice"},"gpio_adc_usage":{"role":"electrical_ratings","definition":"Application notes about GPIO voltage levels and ADC usage/limitations"},"pinout_diagram":{"role":"pins_or_terminals","definition":"A pinout or pin-numbering figure (its caption mentions pinout or pin numbering) mapping physical header pins to signal names and alternate functions"},"design_files_cad":{"role":"identity_overview","definition":"Links to design resources: schematic, PCB layout, STEP 3D model, Fritzing files"},"pin_descriptions":{"role":"pins_or_terminals","definition":"Text describing what individual pins do (power pins, RUN, ADC_VREF, internal GPIO, test points)"},"revision_history":{"role":"other","definition":"Documentation release / revision history"},"power_consumption":{"role":"performance","definition":"Measured supply current / power consumption tables or graphs in different operating modes"},"table_of_contents":{"role":"other","definition":"Table of contents listing sections and page numbers"},"mechanical_drawing":{"role":"mechanical_dimensions","definition":"Dimensioned mechanical drawing or text giving board size, thickness, hole positions and diameters"},"component_locations":{"role":"mechanical_dimensions","definition":"Component placement / locations drawing of the board"},"power_supply_design":{"role":"electrical_ratings","definition":"Power chain, regulator, powering the board from USB, batteries or external supplies"},"operating_conditions":{"role":"electrical_ratings","definition":"Recommended operating conditions: temperature range and allowed supply voltages"},"ordering_availability":{"role":"ordering_commercial","definition":"Ordering codes, part numbers, EAN, prices, minimum order quantity, availability guarantee"},"programming_debug_usb":{"role":"software_usage","definition":"Programming the flash, USB device/host usage, SWD debugging"},"smt_footprint_stencil":{"role":"mechanical_dimensions","definition":"Surface-mount footprint, pad layout or paste stencil drawings for mounting the board as a module"},"board_overview_features":{"role":"identity_overview","definition":"Overview of the board: what it is, key features list, main chip capabilities (cores, clock, memory, peripherals)"}},"variants":{},"commercial":{"other":{},"lifecycle":"active","checked_at":"2026-09-24T22:43:08+00:00","compliance":["FCC / ISED"],"ordering_codes":[{"code":"NUCLEO-F446RE","description":"STM32 Nucleo-64 with STM32F446RET6 (board MB1136)"},{"code":"NUF446RE$AU1","description":"carton box packaging"},{"code":"NUF446RE$KU1","description":"board sticker format changed; silicon rev A or 1"}]},"mechanical":{"dims":{"width":{"src":{"page":16,"quote":"82.50","figure":"Figure 5","method":"drawing"},"unit":"mm","value":82.5},"length":{"src":{"page":16,"quote":"70.00","figure":"Figure 5","method":"drawing"},"unit":"mm","value":70},"mcu_part_height":{"src":{"page":16,"quote":"57.54","figure":"Figure 5","method":"drawing"},"unit":"mm","value":57.54},"morpho_row_span":{"src":{"page":16,"quote":"63.50","figure":"Figure 5","method":"drawing"},"unit":"mm","value":63.5},"arduino_row_span":{"src":{"page":16,"quote":"48.26","figure":"Figure 5","method":"drawing"},"unit":"mm","value":48.26}},"kind":"mechanical","holes":[{"d":3.2,"x":10.87,"y":54.57,"src":{"page":16,"quote":"10.87 / 13.97 above CN6 pin 1 (chain 3.80+2.54+71.12, 5.08)","figure":"Figure 5","method":"drawing"},"face":"pcb"},{"d":3.2,"x":59.13,"y":53.3,"src":{"page":16,"quote":"48.26 / 3.56 above D15 (chain 4.06)","figure":"Figure 5","method":"drawing"},"face":"pcb"},{"d":3.2,"x":43.89,"y":2.5,"src":{"page":16,"quote":"33.02 / 2.54 below D0 row","figure":"Figure 5","method":"drawing"},"face":"pcb"}],"units":"mm","origin":"board bottom-left corner (ARDUINO header end at the bottom, ST-LINK part at the top); z=0 PCB bottom","features":[{"h":4,"l":7.7,"w":9,"x":44,"y":72.8,"src":{"page":16,"quote":"CN1 position read from Figure 5","figure":"Figure 5","method":"drawing"},"name":"USB Mini-B CN1","side":"top","assumed":"Mini-B body size and height not dimensioned; typical","overhang":false}],"archetype":"pcb_board","assumptions":{"thickness":{"why":"PCB thickness not printed in UM1724 (1.6 mm FR-4 assumed)","value":1.6},"hole_diameter":{"why":"hole diameter not dimensioned in UM1724; 3.2 mm (M3 clearance, ARDUINO-compatible) assumed","value":3.2}}},"page_index":[{"page":1,"tags":["board_overview_features"],"primary":"board_overview_features"},{"page":2,"tags":["table_of_contents"],"primary":"table_of_contents"},{"page":3,"tags":["table_of_contents","revision_history"],"primary":"table_of_contents"},{"page":4,"tags":["table_of_contents"],"primary":"table_of_contents"},{"page":5,"tags":["table_of_contents"],"primary":"table_of_contents"},{"page":6,"tags":["cover_legal","board_overview_features"],"primary":"board_overview_features"},{"page":7,"tags":["ordering_availability"],"primary":"ordering_availability"},{"page":8,"tags":["ordering_availability"],"primary":"ordering_availability"},{"page":9,"tags":["cover_legal"],"primary":"none_of_these"},{"page":10,"tags":[],"primary":"none_of_these"},{"page":11,"tags":["revision_history"],"primary":"none_of_these"},{"page":12,"tags":[],"primary":"none_of_these"},{"page":13,"tags":["component_locations"],"primary":"board_overview_features"},{"page":14,"tags":["component_locations"],"primary":"component_locations"},{"page":15,"tags":["component_locations"],"primary":"component_locations"},{"page":16,"tags":["mechanical_drawing"],"primary":"mechanical_drawing"},{"page":17,"tags":["programming_debug_usb"],"primary":"programming_debug_usb"},{"page":18,"tags":["programming_debug_usb"],"primary":"programming_debug_usb"},{"page":19,"tags":["revision_history","programming_debug_usb"],"primary":"programming_debug_usb"},{"page":20,"tags":["programming_debug_usb"],"primary":"programming_debug_usb"},{"page":21,"tags":["power_supply_design"],"primary":"power_supply_design"},{"page":22,"tags":["power_supply_design"],"primary":"power_supply_design"},{"page":23,"tags":["power_supply_design"],"primary":"power_supply_design"},{"page":24,"tags":["pin_descriptions"],"primary":"pin_descriptions"},{"page":25,"tags":[],"primary":"none_of_these"},{"page":26,"tags":[],"primary":"none_of_these"},{"page":27,"tags":["power_supply_design"],"primary":"none_of_these"},{"page":28,"tags":[],"primary":"none_of_these"},{"page":29,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":30,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":31,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":32,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":33,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":34,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":35,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":36,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":37,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":38,"tags":["pinout_diagram","pin_descriptions"],"primary":"pinout_diagram"},{"page":39,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":40,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":41,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":42,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":43,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":44,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":45,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":46,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":47,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":48,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":49,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":50,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":51,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":52,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":53,"tags":["pin_descriptions","pinout_diagram"],"primary":"pinout_diagram"},{"page":54,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":55,"tags":["power_supply_design","pinout_diagram"],"primary":"pinout_diagram"},{"page":56,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":57,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":58,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":59,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":60,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":61,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":62,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":63,"tags":["pinout_diagram"],"primary":"pinout_diagram"},{"page":64,"tags":[],"primary":"none_of_these"},{"page":65,"tags":["revision_history"],"primary":"revision_history"},{"page":66,"tags":["revision_history"],"primary":"revision_history"},{"page":67,"tags":["revision_history"],"primary":"revision_history"},{"page":68,"tags":["revision_history"],"primary":"revision_history"},{"page":69,"tags":["revision_history"],"primary":"revision_history"},{"page":70,"tags":["revision_history"],"primary":"revision_history"},{"page":71,"tags":["revision_history"],"primary":"revision_history"},{"page":72,"tags":["revision_history"],"primary":"revision_history"},{"page":73,"tags":["revision_history"],"primary":"revision_history"},{"page":74,"tags":["revision_history"],"primary":"revision_history"},{"page":75,"tags":["revision_history"],"primary":"revision_history"},{"page":76,"tags":["revision_history"],"primary":"revision_history"},{"page":77,"tags":["revision_history"],"primary":"revision_history"},{"page":78,"tags":["revision_history"],"primary":"revision_history"},{"page":79,"tags":["revision_history"],"primary":"revision_history"},{"page":80,"tags":["revision_history"],"primary":"revision_history"},{"page":81,"tags":["revision_history"],"primary":"revision_history"},{"page":82,"tags":["revision_history"],"primary":"revision_history"},{"page":83,"tags":["revision_history"],"primary":"revision_history"},{"page":84,"tags":["revision_history"],"primary":"revision_history"},{"page":85,"tags":["cover_legal"],"primary":"cover_legal"},{"page":86,"tags":["revision_history","cover_legal"],"primary":"cover_legal"},{"page":87,"tags":[],"primary":"none_of_these"},{"page":88,"tags":["revision_history"],"primary":"revision_history"},{"page":89,"tags":["revision_history"],"primary":"revision_history"},{"page":90,"tags":["revision_history"],"primary":"revision_history"},{"page":91,"tags":["cover_legal"],"primary":"cover_legal"}],"performance":[],"schema_name":"datasheet-1","part_ratings":{"supply_current":[{"max":0.3,"src":{"page":21,"quote":"thus the STM32 Nucleo board and its shield can consume a maximum of 300 mA current, not more.","method":"text","fragment":"ratings_board.json"},"orig":{"max":300,"unit":"mA"},"unit":"A","category":"operating","parameter":"Board + shield budget from USB after enumeration"}]}},"use_cases":["robot-motor-control","vision-camera","usb-devices","shield-ecosystem","learning-prototyping"],"commercial":{"other":{},"lifecycle":"active","checked_at":"2026-09-24T22:43:08+00:00","compliance":["FCC / ISED"],"ordering_codes":[{"code":"NUCLEO-F446RE","description":"STM32 Nucleo-64 with STM32F446RET6 (board MB1136)"},{"code":"NUF446RE$AU1","description":"carton box packaging"},{"code":"NUF446RE$KU1","description":"board sticker format changed; silicon rev A or 1"}]},"assembly_label":"Development board","assembly_level":3,"search_aliases":["STM32 Nucleo-64 NUCLEO-F446RE","STMicroelectronics STM32 Nucleo-64 NUCLEO-F446RE","NUCLEO-F446RE","STM32Nucleo-64NUCLEO-F446RE"],"children_summary":[{"id":"217951c7-67a5-5abd-8e11-42d9db7e6653--mcu","part_number":"STM32F446RET6","manufacturer":"STMicroelectronics","role":"main_processor","architecture":"Arm Cortex-M4 with FPU","clock_mhz":180,"memory":{"other":{"rom_kb":null},"sram_kb":128,"flash_kb":512}},{"id":"217951c7-67a5-5abd-8e11-42d9db7e6653--u2","part_number":"STM32F103CBT6 (ST-LINK/V2-1)","manufacturer":"STMicroelectronics","role":"debugger","architecture":null,"clock_mhz":null,"memory":null},{"id":"217951c7-67a5-5abd-8e11-42d9db7e6653--u4","part_number":"LD39050PU33R","manufacturer":"STMicroelectronics","role":"ldo_regulator","architecture":null,"clock_mhz":null,"memory":null},{"id":"217951c7-67a5-5abd-8e11-42d9db7e6653--x2","part_number":"ABS25-32.768KHZ-6-T (MB1136 C-03+)","manufacturer":"Abracon","role":"crystal","architecture":null,"clock_mhz":null,"memory":null}],"design":{"assets":[{"other":{},"kind":"datasheet","url":"https://www.st.com/resource/en/user_manual/um1724-stm32-nucleo64-boards-mb1136-stmicroelectronics.pdf","label":"Datasheet","verification":"manufacturer","notes":null,"resolved_url":"https://www.st.com/resource/en/user_manual/um1724-stm32-nucleo64-boards-mb1136-stmicroelectronics.pdf"},{"other":{},"kind":"image","url":"https://estore.st.com/media/catalog/product/p/f/pf262063_m_3.jpg","label":"STM32 Nucleo-64 (MB1136) board","verification":"manufacturer","notes":"inspected: MB1136 rev C Nucleo-64: ST-LINK part with mini-USB on top, ARDUINO + morpho headers, LQFP64 MCU; the store photo's sticker reads F401RE (same MB1136 PCB used for every Nucleo-64 target); saved at work/nucleo-f446re/images/","resolved_url":"https://estore.st.com/media/catalog/product/p/f/pf262063_m_3.jpg"},{"other":{},"kind":"cad","url":"nucleo-f446re.step","label":"STEP (generated from datasheet drawing)","verification":"generated","notes":"cad_check passed","resolved_url":"https://wlrumvsjnliyuuvzwnrt.supabase.co/storage/v1/object/public/geometry/nucleo-f446re.step"}],"cad":{"verification":"generated","envelope_complete":false,"assumptions":["thickness=1.6 mm assumed: PCB thickness not printed in UM1724 (1.6 mm FR-4 assumed)","feature USB Mini-B CN1: Mini-B body size and height not dimensioned; typical"],"step_path":"nucleo-f446re.step","mesh_path":"nucleo-f446re.stl","footprint_svg_path":null,"bbox":{"length_mm":70,"width_mm":82.5,"height_mm":5.6},"features":[],"step_url":"https://wlrumvsjnliyuuvzwnrt.supabase.co/storage/v1/object/public/geometry/nucleo-f446re.step","mesh_url":"https://wlrumvsjnliyuuvzwnrt.supabase.co/storage/v1/object/public/geometry/nucleo-f446re.stl","footprint_svg_url":null},"limitations":["Generated geometry is an approximate mechanical envelope; inspect original manufacturer CAD when available.","Generated footprint_svg_path is an outline, not a verified electrical land pattern.","Xirkit does not run fit checks; download step_url and test fit against your own enclosure."]}}}