Seeed Studio · structured pinout

Seeed Studio XIAO ESP32-S3 pinout

All 24 pins of the Seeed Studio XIAO ESP32-S3, each mapped to the ESP32-S3R8 pad it routes to, with its functions and — for 18 pins — the electrical limits from the chip datasheet. Every number cites its page and table.

24 pins documented18 with electrical limits15 gpio2 power in3 ground1 power out1 control2 usbcomplete pinout
Pin table

Seeed Studio XIAO ESP32-S3 pins, functions and electrical limits

Markdown · JSON
VIH/VIL: input thresholds · VOH/VOL: output levels · IOH/IOL: output current. Values apply to the chip pad each pin routes to, under the conditions cited in the source.
PinPositionKindChip padFunctionsVIHVILVOHVOLIOHIOL5 V tolerantAbs maxSource
D0castellated_edge · L1gpioGPIO1D0, GPIO1, PWM (LEDC), ADC, TOUCH1, ADC1_CH0, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO1, sar_i2c_sda_02.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D1castellated_edge · L2gpioGPIO2D1, GPIO2, PWM (LEDC), ADC, TOUCH2, ADC1_CH1, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO2, sar_i2c_scl_12.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D2castellated_edge · L3gpioGPIO3D2, GPIO3, PWM (LEDC), ADC, TOUCH3, ADC1_CH2, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO3, sar_i2c_sda_12.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D3castellated_edge · L4gpioGPIO4D3, GPIO4, PWM (LEDC), ADC, TOUCH4, ADC1_CH3, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO42.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D4castellated_edge · L5gpioGPIO5D4, GPIO5, PWM (LEDC), ADC, SDA, TOUCH5, ADC1_CH4, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO52.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D5castellated_edge · L6gpioGPIO6D5, GPIO6, PWM (LEDC), ADC, SCL, TOUCH6, ADC1_CH5, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO62.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D6castellated_edge · L7gpioGPIO43D6, GPIO43, PWM (LEDC), TX, U0TXD, CLK_OUT1, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera)2.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
5Vcastellated_edge · R1power inpower_inp.2 table 2_1
GNDcastellated_edge · R2groundground
3V3castellated_edge · R3power outpower_outhttps://files.seeedstudio.com/wiki/SeeedStudio-XIAO-ESP32S3/new-res/202003751_XIAO%20ESP32S3_v1.4_SCH&PCB_260226.zip
D10castellated_edge · R4gpioGPIO9D10, GPIO9, PWM (LEDC), ADC, MOSI, TOUCH9, ADC1_CH8, SUBSPIHD, FSPIHD, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO92.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D9castellated_edge · R5gpioGPIO8D9, GPIO8, PWM (LEDC), ADC, MISO, TOUCH8, ADC1_CH7, SUBSPICS1, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO82.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D8castellated_edge · R6gpioGPIO7D8, GPIO7, PWM (LEDC), ADC, SCK, TOUCH7, ADC1_CH6, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO72.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D7castellated_edge · R7gpioGPIO44D7, GPIO44, PWM (LEDC), RX, U0RXD, CLK_OUT2, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera)2.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
MTDOback_pads · TP4gpioGPIO40MTDO, GPIO40, CLK_OUT2, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera)2.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
MTDIback_pads · TP3gpioGPIO41MTDI, GPIO41, D12, ADC, TOUCH13, CLK_OUT1, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera)2.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
MTCKback_pads · TP5gpioGPIO39MTCK, GPIO39, CLK_OUT3, SUBSPICS1, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera)2.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
MTMSback_pads · TP2gpioGPIO42MTMS, GPIO42, D11, ADC, TOUCH12, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera)2.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
ENback_pads · TP6controlCHIP_PURESET / EN (CHIP_PU)2.475–3.6 V-0.3–0.825 VnoESP32-S3 datasheet p.65 table 65_2
GNDback_pads · TP1groundground
D-back_pads · TP7usbGPIO19USB_D-, GPIO19, ADC2_CH8, U1RTS, CLK_OUT2, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO192.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
D+back_pads · TP8usbGPIO20USB_D+, GPIO20, ADC2_CH9, U1CTS, CLK_OUT1, GPIO matrix (any routable peripheral signal: UART, I2C, I2S, LEDC PWM, MCPWM, RMT, PCNT, TWAI, SPI, LCD/camera), RTC_GPIO202.475–3.6 V-0.3–0.825 V≥ 2.64 V≤ 0.33 V40 mA typ28 mA typno-0.3–3.6 VESP32-S3 datasheet p.65 table 65_2
BAT+back_pads · BAT+power inpower_inp.2 table 2_1
BAT-back_pads · BAT-groundground
Answers from the record

Seeed Studio XIAO ESP32-S3 pinout FAQ

What microcontroller does the Seeed Studio XIAO ESP32-S3 use?

The Seeed Studio XIAO ESP32-S3 is built around the ESP32-S3R8, alongside GD25Q64ENIGR, SGM6029CYG/TR, SGM40567-4.2XG/TR.

How many GPIO pins does the Seeed Studio XIAO ESP32-S3 have?

11 GPIO pins are exposed. Xirkit documents 24 board pins, 18 of them with pin-level electrical limits.

Are the Seeed Studio XIAO ESP32-S3 I/O pins 5 V tolerant?

No. The I/O pins are not 5 V tolerant — they run at 3.3 V logic; use a level shifter for 5 V signals. Input-high threshold: 2.475–3.6 V.

How much current can a Seeed Studio XIAO ESP32-S3 GPIO pin source?

Documented output-high current per pin: 40 mA typ. Values are traced to the chip datasheet; see the pinout table for per-pin limits and conditions.

What voltage powers the Seeed Studio XIAO ESP32-S3?

Supply range 3.7–5 V. Power inputs: 5V, BAT+.

Go deeper

Related data

Looking for something else? Browse every structured part.

Sign up